GS88218B-80 查看數據表（PDF） - Giga Semiconductor
零件编号
产品描述 (功能)
比赛名单
GS88218B-80 Datasheet PDF : 39 Pages
| |||
Preliminary
GS88218/36B-11/11.5/100/80/66
Mode Pin Functions
Mode Name
Pin Name State
Function
Burst Order Control
LBO
L
H or NC
Linear Burst
Interleaved Burst
Output Register Control
FT
L
H or NC
Flow Through
Pipeline
Power Down Control
L or NC
ZZ
H
Active
Standby, IDD = ISB
Single / Dual Cycle Deselect Control
SCD
L
H or NC
Dual Cycle Deselect
Single Cycle Deselect
ByteSafe Data Parity Control
DP
L
H or NC
Check for Odd Parity
Check for Even Parity
Parity Enable
PE
L or NC
H
Activate 9th I/Os (x18/36 Mode)
Deactivate 9th I/Os (x16/32 Mode)
FLXDrive Output Impedance Control
ZQ
L
H or NC
High Drive (Low Impedance)
Low Drive (High Impedance)
Note:
There are pull-up devices on the LBO, ZQ, SCD, DP and FT pins and a pull down device on the PE and ZZ pins, so those input pins can be
unconnected and the chip will operate in the default states as specified in the above table.
Enable / Disable Parity I/O Pins
This SRAM allows the user to configure the device to operate in Parity I/O active (x18 or x36) or in Parity I/O inactive (x16 or
x32) mode. Holding the PE bump low or letting it float will activate the 9th I/O on each byte of the RAM. Tying PE high
deactivates the 9th I/O of each byte, although the bit in each byte of the memory array remains active to store and recall parity bits
generated and read into the ByteSafe parity circuits.
Burst Counter Sequences
Linear Burst Sequence
A[1:0] A[1:0] A[1:0] A[1:0]
1st address
00
01
10
11
2nd address
01
10
11
00
3rd address
10
11
00
01
4th address
11
00
01
10
Note: The burst counter wraps to initial state on the 5th clock.
Interleaved Burst Sequence
A[1:0] A[1:0] A[1:0] A[1:0]
1st address
00
01
10
11
2nd address
01
00
11
10
3rd address
10
11
00
01
4th address
11
10
01
00
Note: The burst counter wraps to initial state on the 5th clock.
BPR 1999.05.18
Rev: 1.15 5/2001
10/39
© 2000, Giga Semiconductor, Inc.
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Share Link: 