IS61LV2568 查看數據表（PDF） - Integrated Circuit Solution Inc
零件编号
产品描述 (功能)
比赛名单
IS61LV2568 Datasheet PDF : 8 Pages
| |||
IS61LV2568
WRITE CYCLE SWITCHING CHARACTERISTICS(1,2) (Over Operating Range)
Symbol Parameter
tWC Write Cycle Time
tSCE CE to Write End
tAW Address Setup Time
to Write End
tHA Address Hold
from Write End
tSA Address Setup Time
tPWE " WE Pulse Width
tSD Data Setup to Write End
tHD Data Hold from Write End
tHZWE ! WE LOW to High-Z Output
tLZWE ! WE HIGH to Low-Z Output
-8 ns
-10 ns
-12 ns
-15 ns
Min. Max. Min. Max. Min. Max. Min. Max. Unit
8
10
12
15
ns
7
8
9
10
ns
7
8
9
10
ns
0
0
0
0
ns
0
0
0
0
ns
7
8
9
10
ns
4.5
5
6
7
ns
0
0
0
0
ns
3
4
5
6
ns
0
0
0
0
ns
Notes:
1. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse
levels of 0 to 3.0V and output loading specified in Figure 1.
2. The internal write time is defined by the overlap of CE LOW and WE LOW. All signals must be in valid states
to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing
are referenced to the rising or falling edge of the signal that terminates the Write.
3. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100%
tested.
4.Tested with OE Hith.
AC WAVEFORMS
WRITE CYCLE NO. 1 (1,2 )(CE Controlled, OE is HIGH or LOW)
ADDRESS
CE
WE
DOUT
DIN
t WC
VALID ADDRESS
t SA
t SCE
t HA
DATA UNDEFINED
t AW
t PWE1
t PWE2
t HZWE
HIGH-Z
t LZWE
t SD
t HD
DATAIN VALID
6
Integrated Circuit Solution, Inc.
SR026-0C
Share Link: 