FBL22031BB 查看數據表（PDF） - Philips Electronics

零件编号

产品描述 (功能)

比赛名单

FBL22031BB

9-bit BTL 3.3V latched/registered/pass-thru Futurebus+ transceiver with 30Ω termination

Philips Electronics 

Philips Semiconductors

9-bit BTL 3.3V latched/registered/pass-thru

Futurebus+ transceiver with 30Ω termination

Product specification

FBL22031

AC ELECTRICAL CHARACTERISTICS

SYMBOL

PARAMETER

TEST

CONDITION

A TO B 16.5 Ω LOAD SPECIFICATIONS

Tamb = +25°C,

VCC = 3.3V,

MIN TYP MAX

Tamb = –40 to +85°C,

VCC = 3.3V±10%,

MIN

MAX

UNIT

tPLH

Propagation delay (thru latch)

tPHL

An to Bn

Waveform 1, 2

1.2

4.1

7.4

1.3

3.5

5.9

1.0

1.1

8.7

6.4

ns

tPLH

Propagation delay (transparent latch)

tPHL

An to Bn

Waveform 1, 2

1.2

4.3

8.0

1.6

4.3

7.3

1.0

1.2

9.3

8.1

ns

tPLH

Propagation delay

tPHL

LCAB to Bn (latch)

Waveform 1, 2

6.6

11.8 17.6

4.8

6.7 10.9 15.7

5.2

20.6

18.1

ns

tPLH

Propagation delay

tPHL

LCAB to Bn (register)

Waveform 1, 2

1.2

4.3

8.8

1.2

4.1

7.6

1.0

1.0

10.1

8.5

ns

tPLH

Propagation delay

tPHL

SEL0 or SEL1 to Bn (inverting)

Waveform 1, 2

1.3

5.3

9.7

1.7

4.9

8.6

1.0

1.3

11.2

9.6

ns

tPLH

Propagation delay

tPHL

SEL0 or SEL1 to Bn (non-inverting)

Waveform 1, 2

1.8

5.6

9.8

1.8

4.7

7.9

1.0

1.1

11.3

9.0

ns

tPLH

tPHL

OEBn to Bn

Waveform 1, 2

1.3

4.4

8.1

1.7

4.0

6.7

1.0

1.0

9.4

7.8

ns

tTLH

Output transition time, Bn Port

tTHL

(1.3V to 1.8V)

Test Circuit and

Waveforms

1.2

0.4

3.0

1.5

ns

tSK(o)

Output to output skew for multiple

channels1

Waveform 3

0.4

1.0

2.0

ns

tSK(p)

Pulse skew2

 tPHL – tPLH  MAX

Waveform 2

0.3

1.0

1.5

ns

NOTES:

1.  tPNactual – tPMactual for any data input to output path compared to any other data input to output path where N and M are either LH or

HL. Skew times are valid only under same test conditions (temperature, VCC, loading, etc.). tSK (0) compares tPLH on a given path to tPLH

on any other path or compares tPHL on a given path to tPHL on any other path.

2. tSK(p) is used to quantify duty cycle characteristics. In essence it compares the input signal duty cycle to the corresponding output signal

duty cycle (50MHz input frequency and 50% duty cycle, tested on data paths only).

2000 Apr 18

11

Share Link: