SAA7108 查看數據表（PDF） - Philips Electronics

零件编号

产品描述 (功能)

比赛名单

SAA7108

PC-CODEC

Philips Electronics 

Philips Semiconductors

PC-CODEC

Product specification

SAA7108E; SAA7109E

SYMBOL

PIN TYPE(1)

DESCRIPTION

GREEN_VBS_CVBS C7

O GREEN or VBS or CVBS output

RED_CR_C

VDDAe

TEST2

C8

O RED or CR or C output

C9

S 3.3 V analog supply voltage (encoder)

C10

I scan test input 2, do not connect

HPD2

HPD5

IPD1

IPD5

TDOe

C11 I/O MSB − 5 of HPD output bus

C12 I/O MSB − 2 of HPD output bus

C13 O MSB − 6 of IPD output bus

C14 O MSB − 2 of IPD output bus

D1

O test data output for BST (encoder); note 4

RESET

D2

I reset input (encoder); active LOW

TMSe

D3 I/pu test mode select input for BST (encoder); note 4

VDDIe

VSSIe

VDDXe

VSM

D4

S 3.3 V digital supply voltage for core (encoder)

D5

S digital ground core (encoder)

D6

S 3.3 V supply voltage for oscillator (encoder)

D7

O vertical synchronization output to VGA monitor (non-interlaced)

HSM_CSYNC

D8

O horizontal synchronization output to VGA monitor (non-interlaced) or

composite sync for RGB-SCART

VDDAe

VDDEd

VDDId

HPD6

IPD2

IPD6

D9

S 3.3 V analog supply voltage (encoder)

D10 S 3.3 V digital supply voltage for peripheral cells (decoder)

D11 S 3.3 V digital supply voltage for core (decoder)

D12 I/O MSB − 1 of HPD output bus

D13 O MSB − 5 of IPD output bus

D14 O MSB − 1 of IPD output bus

TCKe

SCLe

E1 I/pu test clock input for BST (encoder); note 4

E2

I I2C-bus serial clock input (encoder)

HSVGC

E3 I/O horizontal synchronization output to Video Graphics Controller (VGC)

(optional input)

VSSEe

VSSId

n.c.

IPD3

E4

S digital ground peripheral cells (encoder)

E11 S digital ground core (decoder)

E12

− not connected

E13 O MSB − 4 of IPD output bus

IPD7

E14 O MSB of IPD output bus

VSVGC

F1 I/O vertical synchronization output to VGC (optional input)

PIXCLKI

F2

I pixel clock input (looped through)

PD3

F3

I MSB − 4 of encoder input bus with CB-Y-CR 4 : 2 : 2; see Tables 25 to 31 for

pin assignment

VDDEe

VDDId

n.c.

F4

S 3.3 V digital supply voltage for peripheral cells (encoder)

F11 S 3.3 V digital supply voltage for core (decoder)

F12

− not connected

IGPV

F13 O multi-purpose vertical reference output with IPD output bus

IGP0

F14 O general purpose output signal 0 with IPD output bus

2004 Mar 16

10

Share Link: