SAF-XC858CA-16FFI5V 查看數據表（PDF） - Infineon Technologies

零件编号

产品描述 (功能)

比赛名单

SAF-XC858CA-16FFI5V

8-Bit Single-Chip Microcontroller

Infineon Technologies 

XC858CA

Functional Description

Table 4

CPU Register Overview (cont’d)

Addr Register Name

Bit

7

6

5

4

3

2

1

0

97H

98H

99H

A2H

A8H

B8H

B9H

D0H

E0H

E8H

F0H

F8H

F9H

MEXSP

Reset: 7FH Bit Field

0

Memory Extension Stack

Pointer Register

Type

r

MXSP

rwh

SCON

Reset: 00H Bit Field SM0 SM1 SM2 REN TB8

Serial Channel Control Register

Type

rw

rw

rw

rw

rw

SBUF

Reset: 00H Bit Field

VAL

Serial Data Buffer Register

Type

rwh

EO

Reset: 00H Bit Field

0

TRAP_

Extended Operation Register

EN

Type

r

rw

IEN0

Reset: 00H Bit Field EA

Interrupt Enable Register 0

Type

rw

0

ET2

ES

ET1

r

rw

rw

rw

IP

Reset: 00H Bit Field

0

Interrupt Priority Register

Type

r

PT2

PS

PT1

rw

rw

rw

IPH

Reset: 00H Bit Field

0

PT2H PSH PT1H

Interrupt Priority High Register

Type

r

rw

rw

rw

PSW

Reset: 00H Bit Field CY

AC

F0

RS1 RS0

Program Status Word Register

Type

rwh

rwh

rw

rw

rw

ACC

Reset: 00H Bit Field ACC7 ACC6 ACC5 ACC4 ACC3

Accumulator Register

Type

rw

rw

rw

rw

rw

IEN1

Reset: 00H Bit Field ECCIP ECCIP ECCIP ECCIP EXM

Interrupt Enable Register 1

3

2

1

0

Type

rw

rw

rw

rw

rw

B

B Register

Reset: 00H Bit Field B7

B6

B5

B4

B3

Type

rw

rw

rw

rw

rw

IP1

Reset: 00H Bit Field PCCIP PCCIP PCCIP PCCIP PXM

Interrupt Priority 1 Register

3

2

1

0

Type

rw

rw

rw

rw

rw

IPH1

Reset: 00H Bit Field PCCIP PCCIP PCCIP PCCIP PXMH

Interrupt Priority 1 High Register

3H

2H

1H

0H

Type

rw

rw

rw

rw

rw

RB8

rwh

0

r

EX1

rw

PX1

rw

PX1H

rw

OV

rwh

ACC2

rw

EX2

rw

B2

rw

PX2

rw

PX2H

rw

TI

rwh

ET0

rw

PT0

rw

PT0H

rw

F1

rw

ACC1

rw

ESSC

rw

B1

rw

PSSC

rw

PSSC

H

rw

RI

rwh

DPSE

L0

rw

EX0

rw

PX0

rw

PX0H

rw

P

rh

ACC0

rw

EADC

rw

B0

rw

PADC

rw

PADC

H

rw

3.2.4.2 System Control Registers

The system control SFRs can be accessed in the mapped memory area (RMAP = 0).

Table 5

SCU Register Overview

Addr Register Name

Bit

7

6

5

4

3

2

1

0

RMAP = 0 or 1

8FH SYSCON0

Reset: 04H Bit Field

0

IMOD

0

1

0 RMAP

System Control Register 0

E

Type

r

rw

r

r

r

rw

Data Sheet

31

V1.0, 2010-03

Share Link: