datasheetbank_Logo
数据手册搜索引擎和 Datasheet免费下载 PDF

SAF-XC886-6FFI 查看數據表(PDF) - Infineon Technologies

零件编号
产品描述 (功能)
比赛名单
SAF-XC886-6FFI
Infineon
Infineon Technologies Infineon
SAF-XC886-6FFI Datasheet PDF : 119 Pages
First Prev 21 22 23 24 25 26 27 28 29 30 Next Last
XC886/888CLM
3
Functional Description
Functional Description
3.1
Processor Architecture
The XC886/888 is based on a high-performance 8-bit Central Processing Unit (CPU)
that is compatible with the standard 8051 processor. While the standard 8051 processor
is designed around a 12-clock machine cycle, the XC886/888 CPU uses a 2-clock
machine cycle. This allows fast access to ROM or RAM memories without wait state.
Access to the Flash memory, however, requires an additional wait state (one machine
cycle). The instruction set consists of 45% one-byte, 41% two-byte and 14% three-byte
instructions.
The XC886/888 CPU provides a range of debugging features, including basic stop/start,
single-step execution, breakpoint support and read/write access to the data memory,
program memory and SFRs.
Figure 6 shows the CPU functional blocks.
Data Sheet
Prelimary
17
V0.1, 2006-02

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]