SC1163 查看數據表（PDF） - Semtech Corporation

零件编号

产品描述 (功能)

比赛名单

SC1163

PROGRAMMABLE SYNCHRONOUS DC/DC CONVERTER WITH LOW DROPOUT REGULATOR CONTROLLER

Semtech Corporation 

October 25, 1999

PROGRAMMABLE SYNCHRONOUS DC/DC

CONVERTER WITH LOW DROPOUT

REGULATOR CONTROLLER

SC1162/3

LAYOUT GUIDELINES

Careful attention to layout requirements are necessary

for successful implementation of the SC1162/3 PWM

controller. High currents switching at 200kHz are pre-

sent in the application and their effect on ground plane

voltage differentials must be understood and mini-

mized.

1). The high power parts of the circuit should be laid out

first. A ground plane should be used, the number and

position of ground plane interruptions should be such

as to not unnecessarily compromise ground plane in-

tegrity. Isolated or semi-isolated areas of the ground

plane may be deliberately introduced to constrain

ground currents to particular areas, for example the in-

put capacitor and bottom FET ground.

2). The loop formed by the Input Capacitor(s) (Cin), the

Top FET (Q1) and the Bottom FET (Q2) must be kept

as small as possible. This loop contains all the high cur-

rent, fast transition switching. Connections should be as

wide and as short as possible to minimize loop induc-

tance. Minimizing this loop area will a) reduce EMI, b)

lower ground injection currents, resulting in electrically

“cleaner” grounds for the rest of the system and c) mini-

mize source ringing, resulting in more reliable gate

switching signals.

3). The connection between the junction of Q1, Q2 and

the output inductor should be a wide trace or copper

region. It should be as short as practical. Since this

connection has fast voltage transitions, keeping this

connection short will minimize EMI. The connection be-

tween the output inductor and the sense resistor should

be a wide trace or copper area, there are no fast volt-

age or current transitions in this connection and length

is not so important, however adding unnecessary

impedance will reduce efficiency.

12V IN

5V

10

1 AGND

GATE 24

2 NC

LDOV 23

3 NC

VID0 22

0.1uF

4 LDOS

5 VCC

VID1 21

VID2 20

6 OVP

VID3 19

0.1uF 7 PWRGOOD

VID4 18

8 CS-

VO SENSE 17

9 CS+

EN 16

10 PGNDH

BSTH 15

11 DH

BSTL 14

12 PGNDL

DL 13

SC1162/3

5V

+

Cin Lin

RA

Q3

RB

+

Cout Lin

Layout diagram for the SC1162/3

Q1

Cin +

1.00k

2.32k

5mOhm

4uH

Q2

+

Cout

Vout

Heavy lines indicate

Vo Lin

high current paths.

For SC1162, RA and RB

are not required. LDOS connects to

Vo Lin

© 1999 SEMTECH CORP.

8

652 MITCHELL ROAD NEWBURY PARK CA 91320

Share Link: