datasheetbank_Logo
数据手册搜索引擎和 Datasheet免费下载 PDF

FX829D2 查看數據表(PDF) - CML Microsystems Plc

零件编号
产品描述 (功能)
比赛名单
FX829D2
CML
CML Microsystems Plc CML
FX829D2 Datasheet PDF : 34 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Baseband Signal Processor
FX829
REGISTER NAME
CONTROL 1
CONTROL 2
CONTROL 3/IRQ ENABLE
AUDIO ATTENUATION
TXDATA
MOD LEVELS (1)
MOD LEVELS (2)
RX SYNC WORD (1)
RX SYNC WORD (2)
STATUS
RXDATA
BIT 7
(D7)
0
0
0
0
X
0
0
X
X
0
X
BIT 6
(D6)
0
0
0
0
X
0
0
X
X
0
X
BIT 5
(D5)
0
0
0
0
X
0
0
X
X
0
X
BIT 4
(D4)
0
0
0
0
X
0
0
X
X
0
X
BIT 3
(D3)
0
0
0
0
X
0
0
X
X
0
X
BIT 2
(D2)
0
0
0
0
X
0
0
X
X
0
X
BIT 1
(D1)
0
0
0
0
X
0
0
X
X
0
X
BIT 0
D0)
0
0
0
0
X
0
0
X
X
0
X
X = undefined
CONTROL1 Register (Hex address $10)
This register is used to control the functions of the device as described below:
AMP1
(Bit 7)
When this bit is "1", AMP1 is enabled.
When this bit is "0", AMP1 is disabled (i.e. powersaved).
AMP2
(Bit 6)
When this bit is "1", both AMP2 and MOD2 are enabled.
When this bit is "0", both AMP2 and MOD2 are disabled (i.e. powersaved) and the
MOD2 output is pulled to VBIAS via a 1MW resistor.
AUDIO
(Bit 5)
When this bit is "1", the audio filter/limiter section is enabled.
When this bit is "0", the audio filter/limiter section is disabled (i.e. powersaved).
FFSKRX
(Bit 4)
FFSKTX
(Bit 3)
UK/F
(Bit 2)
When this bit is "1", the FFSK Rx is enabled.
When this bit is "0", the FFSK Rx is disabled (i.e. powersaved).
Note:
1. The FFSK Rx and Tx cannot both be enabled at the same time. If both
FFSKRX and FFSKTX are "1", then they will both be disabled
(i.e. powersaved).
When this bit is "1", the FFSK Tx is enabled.
When this bit is "0", the FFSK Tx is disabled (i.e. powersaved).
Note:
1. The FFSK Tx and Rx cannot both be enabled at the same time. If both
FFSKTX and FFSKRX are "1", then they will both be disabled
(i.e. powersaved).
2. The DTMF Encoder and FFSK Tx cannot both be enabled at the same time.
If both DTMFEN and FFSKTX are "1", then they will both be disabled.
When this bit is "1", the SYNC/SYNT is set to the PAA standard of
"1011010000110011" (SYNC)
When this bit is "0", the SYNC/SYNT is set to the MPT standard of
"1100010011010111" (SYNC)
© 1997 Consumer Microcircuits Limited
10
D/829/4

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]