82C88(1997) 查看數據表（PDF） - Intersil

零件编号

产品描述 (功能)

比赛名单

82C88
(Rev.:1997)

CMOS Bus Controller

Intersil 

Timing Waveforms (Note 3) (Continued)

82C88

CEN

AEN

DEN

PDEN

TAEVNV (22)

TCEVNV (23)

FIGURE 2. DEN, PDEN QUALIFICATION TIMING

AEN

OUTPUT

COMMAND

1.5V

TAELCH (19)

TAELCV

(21)

VOH

1.5V

TAEHCZ (20)

0.5V VOH

CEN

TCELRH

(24)

TCELRH (24)

CEN MUST BE LOW OR INVALID PRIOR TO T2 TO PREVENT THE COMMAND FROM BEING GENERATED.

FIGURE 3. ADDRESS ENABLE (AEN) TIMING (THREE-STATE ENABLE/DISABLE)

NOTES:

1. Address/Data Bus is shown only for reference purposes.

2. Leading edge of ALE and MCE is determined by the falling edge of CLK or status going active. Whichever occurs last.

3. All timing measurements are made at 1.5V unless otherwise specified.

4-340

Share Link: