HC68T1M2(2006) 查看數據表（PDF） - Intersil

零件编号

产品描述 (功能)

比赛名单

HC68T1M2
(Rev.:2006)

CMOS Serial Real-Time Clock With RAM and Power Sense/Control

Intersil 

Functional Block Diagram

CE

LINE

XTAL IN

XTAL OUT

VBATT

CLOCK

OUT

INT

VDD

VSS

LINE

VSYS

POR

PSE

CPUR

SCK

MISO

MOSI

50/60Hz

OSCILLATOR

FREEZE

CIRCUIT

PRESCALE

SECOND

PRESCALE

SELECT

CLOCK

SELECT

CLOCK

AND

INT

LOGIC

CLOCK

CONTROL

REGISTER

INTERRUPT

CONTROL

REGISTER

POWER

SENSE

CONTROL

INT STATUS

REGISTER

SERIAL

INTERFACE

AM - PM AND

HOUR LOGIC

MINUTE

HOUR

CALENDAR

LOGIC

DAY/DAY

OF WEEK

8-BIT DATA BUS

SECOND

LATCH

COMPARATOR

MINUTE

LATCH

HOUR

LATCH

32 X 8

RAM

FIGURE 1. REAL TIME CLOCK FUNCTIONAL DIAGRAM

MONTH

YEAR

Share Link: