datasheetbank_Logo
数据手册搜索引擎和 Datasheet免费下载 PDF

W83176R-732 查看數據表(PDF) - Winbond

零件编号
产品描述 (功能)
比赛名单
W83176R-732 Datasheet PDF : 12 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
W83176R-732/W83176G-732
2 DIMM DDR ZERO DELAY buffer for Sis chipset
1. GENERAL DESCRIPTION
The W83176R-732 is a 2.5V Zero-delay D.D.R. Clock buffer designed for SiS chipset. W83176R-
732 can support 2 D.D.R. DRAM DIMMs.
The W83176R-732 provides I2C serial bus interface to program the registers to enable or disable each
clock outputs. The W83176R-732 accepts a reference clock as its input and runs on 2.5V supply.
2. PRODUCT FEATURES
Zero-delay clock outputs
Feedback pins for synchronous
Supports up to 2 D.D.R. DIMMs
One pairs of additional outputs for feedback
Low Skew outputs (< 100ps)
Supports 400MHz D.D.R. SDRAM
I2C 2-Wire serial interface and supports Byte or Block Date RW
28-pin SSOP package
3. PIN CONFIGURATION
*: Internal pull-up resistor 120K to VDD
-1-
Publication Release Date: March, 2006
Revision 1.1

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]