datasheetbank_Logo
数据手册搜索引擎和 Datasheet免费下载 PDF

74HC597(2016) 查看數據表(PDF) - NXP Semiconductors.

零件编号
产品描述 (功能)
比赛名单
74HC597
(Rev.:2016)
NXP
NXP Semiconductors. NXP
74HC597 Datasheet PDF : 22 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Nexperia
74HC597; 74HCT597
8-bit shift register with input flip-flops
6. Functional description
Table 3. Function table[1]
Inputs
STCP
SHCP
PL
MR
X
X
X
X
L
H
no clock edge X
L
H
X
X
L
L
X
X
H
L
X
H
H
[1] H = HIGH voltage level.
L = LOW voltage level.
X = don’t care.
= positive-going transition.
Function
data loaded to input latches
data loaded from inputs to shift register
data transferred from input flip-flops to shift register
invalid logic, state of shift register is indeterminate
when signals removed
shift register cleared
shift register clocked Qn = Qn1, Q0 = DS
6+&3
'6
05
3/
67&3
'
+
'
/
'
+
'
/
'
+
'
+
'
/
'
+
4
/
/+ / +
UHVHW
VKLIW
UHJLVWHU
VHULDOVKLIW
ORDGLQSXW
UHJLVWHU
SDUDOOHOORDG
VKLIWUHJLVWHU
Fig 6. Timing diagram
/
/
/
/
/
/
/
/
/
+
/
+
/
/
+
/
+ / + / + /+
/ //
/
VHULDOVKLIW
VHULDOVKLIW
/ ++
VHULDOVKLIW
ORDGLQSXW
UHJLVWHU
SDUDOOHOORDG
VKLIWUHJLVWHU
SDUDOOHOORDGERWK
LQSXWDQGVKLIWUHJLVWHUV
DDD
74HC_HCT597
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 4 — 25 February 2016
© Nexperia B.V. 2017. All rights reserved
5 of 22

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]