MAS7838 查看數據表（PDF） - Micro Analog systems
零件编号
产品描述 (功能)
比赛名单
MAS7838 Datasheet PDF : 9 Pages
| |||
3,1 &21),*85$7,21
PDIP 16
MAS7838N
TSL 1
TMG 2
OSC 3
TXC 4
CL1 5
CL2 6
ÃÃÃ`
Y
Y
`Y
XY
Y
X Y
ÃÃÃÃÃÃÃ&
'
"
'
XESR 7
VSS 8
16 VDD
15 RXC
14 RDI
13 RDO
12 XHST
11 XASY
10 TDO
9 TDI
DA7838.002
20 September, 2000
SO16
TSL 1
TMG 2
OSC 3
TXC 4
CL1 5
CL2 6
XESR 7
VSS 8
MAS7838S
ÃÃÃ`
Y
Y
`Y
XY
Y
X Y
ÃÃÃÃÃÃÃ&
'
"
'
16 VDD
15 RXC
14 RDI
13 RDO
12 XHST
11 XASY
10 TDO
9 TDI
Top marking: YYWW = Year Week, XXXXX.X = Lot Number, =ESD Indicator
3,1 '(6&5,37,21
3LQ QDPH 3LQ QR ,2
)XQFWLRQ
TSL
1
I Timing select. 0 selects asynchronous sampling timing 16 x TXC from pin 2, TMG.
1 selects asynchronous sampling timing 256...8192 x TXC from pin 2, TMG.
TMG
2
I Timing. Square wave timing signal 16 x TXC (TSL=0) or 256...8192 x TXC (TSL=1).
Max f=10 MHz.
OSC
TXC
CL1
CL2
XESR
VSS
3
O Oscillator. Output for crystal. If used, the crystal is connected between pins 2 and 3.
4
I Transmitter timing. Synchronous square wave timing for transmitter. The transmitted
data output, TDO is synchronized to the rising edge of TXC. The duty cycle of TXC
has to be 50% +/- 5%.
5
I Character length. The total character length including one start bit, one stop bit and
6
I possible parity bit is selected with the CL1 and CL2 signals.
7
I Extended signalling rate. The tolerance of the synchronous bit rate can be:
XESR = 1 (basic signalling rate) TXC -2.5%...+1.0%
XESR = 0 (extended signalling rate) TXC -2.5%...2.3%
8
G Ground
TDI
TDO
XASY
XHST
RDO
RDI
9
I Transmitter data input. 1 = mark or stop bit, 0 = space, start or break signal
10
O Transmitter data output. The output data is synchronized to the synchronous timing
signal TXC (pin 4). 1 = mark, 0 = space
11
I Asynchronous mode. XASY=0 Asynchronous transmission. XASY=1 Synchronous
transmission. In synchronous transmission the converter is totally bypassed in both
directions: TDI=TDO, RDI=RDO
12
I Higher speed signalling timing. XHST = 1 normal synchronous to asynchronous
conversion (Bell 212; CCITT V.22). XHST = 0 asynchronous to synchronous
conversion with higher speed synchronous timing (TXC, RXC). TXC and RXC timing
must be 1-2% higher than the normal bit rate in order to allow some overspeed in the
asynchronous data. On the receiver side the RX buffer is deleted and the
synchronous data RDI is directly connected to the asynchronous output RDO.
13
O Receiver data output. RDO is the received data converted back to asynchronous
mode.
1 = mark or stop bit, 0 = space, start or break signal
14
I Receiver data input. 1 = mark, 0 = space. The received data must be synchronized to
the receiver timing RXC from the synchronous channel (pin 15).
RXC
15
I Receiver timing. Receiver square wave timing from the synchronous channel. The
received data RDI must be synchronized to the rising edge of RXC.
VDD
16
P Power supply
2 (9)
Share Link: 