MB90440G(2008) 查看數據表（PDF） - Fujitsu

零件编号

产品描述 (功能)

比赛名单

MB90440G
(Rev.:2008)

16-bit Proprietary Microcontroller

Fujitsu 

MB90440G Series

Pin No.

25

26

28

29 to 32

33

38 to 41

43 to 46

47

48

53 to 58

Pin name

P46

SOT2

P47

SCK2

P50

SIN2

P51 to P54

INT4 to INT7

P55

ADTG

P60 to P63

AN0 to AN3

P64 to P67

AN4 to AN7

P56

TIN0

P57

TOT0

P70 to P75

IN0 to IN5

Circuit type

Function

General I/O port. This function is enabled when the extended serial

I/O interface disables serial data output.

G

Serial data output pin for the extended serial I/O interface. This

function is enabled when the extended serial I/O interface enables

serial data output.

General I/O port. This function is enabled when the extended serial

I/O interface disables serial clock output.

G

Serial clock I/O pin for the extended serial I/O interface. This func-

tion is enabled when the extended serial I/O interface enables seri-

al clock output.

General I/O port. This function is always enabled.

D

Serial data input pin for the extended serial I/O interface. Set the

corresponidng DDR register to input if this function is used.

General I/O ports. This function is always enabled.

D

External interrupt request input pins for INT4 to INT7. Set the cor-

responding DDR register to input if this function is used.

General I/O port. This function is always enabled.

D

External trigger input pin for the 8/10-bit A/D converter. Set the cor-

responding DDR register to input if this function is used.

General I/O ports. The function is enabled when the analog input

enable register specifies port.

E

Analog input pins for the 8/10-bit A/D converter. This function is en-

abled when the analog input enable register specifies A/D.

General I/O ports. The function is enabled when the analog input

enable register specifies port.

E

Analog input pins for the 8/10-bit A/D converter. This function is en-

abled when the analog input enable register specifies A/D.

General I/O port. This function is always enabled.

D

Event input pin for the 16-bit reload timers 0. Set the corresponding

DDR register to input if this function is used.

General I/O port. This function is enabled when the 16-bit reload

timers 0 disables output.

D

Output pin for the 16-bit reload timers 0. This function is enabled

when the 16-bit reload timers 0 enables output.

General I/O ports. This function is always enabled.

D

Trigger input pins for input captures ICU0 to ICU5. Set the corre-

sponding DDR register to input if this function is used.

(Continued)

DS07-13716-3E

9

Share Link: