datasheetbank_Logo
数据手册搜索引擎和 Datasheet免费下载 PDF

3335-00 查看數據表(PDF) - Peregrine Semiconductor Corp.

零件编号
产品描述 (功能)
比赛名单
3335-00 Datasheet PDF : 15 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Product Description
Peregrine’s PE3335 is a high performance integer-N PLL
capable of frequency synthesis up to 3000 MHz. The
superior phase noise performance of the PE3335 makes it
ideal for applications such as LMDS / MMDS / WLL
basestations and demanding terrestrial systems.
The PE3335 features a 10/11 dual modulus prescaler,
counters, phase comparator and a charge pump as shown
in Figure 1. Counter values are programmable through
either a serial or parallel interface and can also be directly
hard wired.
The PE3335 Phase Locked-Loop is optimized for terrestrial
applications. It is manufactured on Peregrine’s
UltraCMOS™ process, a patented variation of silicon-on-
insulator (SOI) technology on a sapphire substrate, offering
the performance of GaAs with the economy and integration
of conventional CMOS.
Figure 1. Block Diagram
Product Specification
PE3335
3000 MHz UltraCMOS™ Integer-N PLL
for Low Phase Noise Applications
Features
3000 MHz operation
÷10/11 dual modulus prescaler
Internal phase detector with
charge pump
Serial, parallel or hardwired
programmable
Ultra-low phase noise
Available in 44-lead PLCC and
7x7 mm 48-lead QFN packages
Fin
Prescaler
Fin
10/11
D(7:0)
8
Sdata
Primary
20-bit
Latch 20
Secon-
dary
20
20-bit
20
Pre_en
Latch 20
16
M(6:0)
A(3:0)
R(3:0)
fr
Main
Counter
13
66
R Counter
fp
PD_U
Phase
Detector
Charge
Pump
CP
PD_D
fc
Document No. 70-0049-02 www.psemi.com
©2005 Peregrine Semiconductor Corp. All rights reserved.
Page 1 of 15

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]