MC14490 查看數據表（PDF） - Motorola => Freescale
零件编号
产品描述 (功能)
比赛名单
MC14490 Datasheet PDF : 9 Pages
| |||
OSCin OR
OSCout
INPUT
A
B
C
D
E
F
AB
AB
IN
OUT
BE 1
A
IN
OUT
BE 2
B
A ≡ ACTIVE LOW
B ≡ ACTIVE LOW
A
AB
B
Figure 9. Single Pulse Output Circuit
Figure 10. Multiple Output Signal Timing Diagram
This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However,
precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance
circuit. For proper operation, Vin and Vout should be constrained to the range VSS ≤ (Vin or Vout) ≤ VDD.
Unused inputs must always be tied to an appropriate logic voltage level (e.g., either VSS or VDD). Unused outputs must
be left open.
MOTOROLA CMOS LOGIC DATA
MC14490
303
Share Link: 