SL23EP08SC-1 查看數據表（PDF） - SpectraLinear Inc

零件编号

产品描述 (功能)

比赛名单

SL23EP08SC-1

Low Jitter and Skew 10 to 220 MHz Zero Delay Buffer (ZDB)

SpectraLinear Inc 

SL23EP08

Figure 1. CLKIN Input to CLKA and CLKB Delay

S2

S1

Clock A1-A4

Clock B1-B4 Output Source

PLL Shutdown

and Bypass

0

0

Tri-state

Tri-state

PLL

Yes

0

1

Driven

Tri-state

PLL

No

1

0

Driven

Driven

Reference(CLKIN)

Yes

1

1

Driven

Driven

PLL

No

Device

SL23EP08-1 and 1H

SL23EP08-2 and -2H[1]

SL23EP08-2 and -2H[1]

SL23EP08-3[1]

SL23EP08-3[1]

SL23EP08-4

SL23EP08-5H

Table 2. Select Input Decoding

Feedback From

Bank-A or Bank-B

Bank-A

Bank-B

Bank-A

Bank-B

Bank-A or Bank-B

Bank-A or Bank-B

Bank-A Frequency

Reference

Reference

2x Reference

2xReference

4xReference

2x Reference

Reference/2

Bank-B Frequency

Reference

Reference/2

Reference

Reference[2]

2xReference

2x Reference

Reference/2

Notes:

Table 3. Available SL23EP08 Configurations

1. Outputs are inverted on SL23EP08-2, -2H and -3 in PLL bypass mode when S2=1 and S1=0. Use SL23EP08-1 if

non-inverting outputs are required.

2. Output phase is random (0° or 180° with respect to input clock). Use SL23EP08-2 if phase integrity is required.

Rev 1.4, May 28, 2007

Page 4 of 18

Share Link: