SL23EP08SC-1H 查看數據表（PDF） - SpectraLinear Inc
零件编号
产品描述 (功能)
比赛名单
SL23EP08SC-1H Datasheet PDF : 18 Pages
| |||
SL23EP08
Switching Electrical Characteristics (C-Grade-Cont.)
Unless otherwise stated VDD= 3.3V+/- 10%, CL=15pF and Ambient Temperature range 0 to +70°C
Output Duty Cycle
CL=15pF, Fout=66 MHz, all versions
DC3
45
50
Measured at VDD/2
Output Duty Cycle
CL=15pF, Fout=133 MHz, all versions
DC4
40
50
Measured at VDD/2
Output Duty Cycle
CL=15pF, Fout=166 MHz, all versions
DC5
45
50
Measured at VDD/2
Output Rise/Fall Time
tr/f1 CL=30pF, -1, -2 and -4 versions
-
-
Output Rise/Fall Time
tr/f2 CL=15pF, -1, -2 and -4 versions
-
-
Output Rise/Fall Time
tr/f3 CL=30pF, -1H and -2H and versions
-
-
Output Rise/Fall Time
tr/f4 CL=15pF, -1H and -2H and versions
-
-
Output-to-Output Skew
on Same Bank
SKW2
-1 and -2, measured from 0.8V to
2.0V, and outputs are equally loaded
-
80
Output-to-Output Skew
on Same Bank
SKW2
-1H and -2H and -4, measured at
VDD/2 and outputs are equally loaded
-
70
Output-to-Output Skew
Between Bank A and B
SKW3
-1, -1H, 2H and -4, measured at
VDD/2 and outputs are equally loaded
-
80
Output-to-Output Skew
Between Bank A and B
SKW4
-2, measured at VDD/2 and outputs
are equally loaded
-
130
Device-to-Device Skew
SKW5
All versions, measured at VDD/2 and
outputs are equally loaded
-
150
Input-to-Output Delay
All versions, CLKIN to FBK rising
Dt
edge, measured at VDD/2 and outputs -200
-
are equally loaded and S2=S1=1
Cycle-to-Cycle Jitter
(-1 and -2 Versions)
CCJ1
Fout=66 MHz and CL=15pF
Fout=66MHz and CL=30PF
Fout=166MHz and CL=15pF
-
75
-
100
-
50
Cycle-to-Cycle Jitter
(-1H, -2H and -4
Versions)
CCJ2
Fout=66 MHz and CL=15pF
Fout=133MHz and CL=30PF
Fout=166MHz and CL=15pF
-
100
-
150
-
75
PLL Lock Time
tLOCK
From 0.95VDD and valid clock
presented at CLKIN
-
-
55
%
60
%
55
%
2.2
ns
1.5
ns
1.5
ns
1.2
ns
150
ps
150
ps
150
ps
300
ps
400
ps
200
ps
150
ps
200
ps
100
ps
200
ps
300
ps
150
ps
1.0
ms
Rev 1.4, May 28, 2007
Page 7 of 18
Share Link: 