V58C265404S-7 查看數據表（PDF） - Mosel Vitelic, Corp

零件编号

产品描述 (功能)

比赛名单

V58C265404S-7

HIGH PERFORMANCE 2.5 VOLT 16M X 4 DDR SDRAM 4 BANKS X 4Mbit X 4

Mosel Vitelic, Corp 

MOSEL VITELIC

V58C265404S

Data Strobe Preamble and Postamble Timings for DDR Read Cycles

(CAS Latency = 2; Burst Length = 2)

T0

T1

T2

T3

T4

CK, CK

Command

DQS

DQ

READ

NOP

tRPRE(min)

NOP

NOP

tRPRE(max)

tRPST(min)

tDQSQ(min)

tRPST(max)

D0

D1

tDQSQ(max)

Consecutive Burst Read Operation and Effects on the Data Strobe Preamble and Postamble

Burst Read Operation (CAS Latency = 2; Burst Length = 4)

CK, CK

Command

DQS

DQ

ReadA

NOP

ReadB

NOP

NOP

NOP

NOP

NOP

D0A D1A D2A D3A D0B D1B D2B D3B

Burst Read Operation (CAS Latency = 2; Burst Length = 4)

CK, CK

Command

DQS

DQ

ReadA

NOP

NOP

ReadB

NOP

NOP

NOP

NOP

D0A D1A D2A D3A

D0B D1B D2B D3B

NOP

NOP

V58C265404S Rev. 1.4 January 2000

11

Share Link: