datasheetbank_Logo
数据手册搜索引擎和 Datasheet免费下载 PDF

D78F9189CT 查看數據表(PDF) - NEC => Renesas Technology

零件编号
产品描述 (功能)
比赛名单
D78F9189CT Datasheet PDF : 247 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
CONTENTS
CHAPTER 1 GENERAL ........................................................................................................................12
1.1 Features.......................................................................................................................................12
1.2 Applications ................................................................................................................................12
1.3 Ordering Information .................................................................................................................13
1.4 Pin Configuration (Top View)....................................................................................................14
1.5 78K/0S Series Development ......................................................................................................16
1.6 Block Diagram ............................................................................................................................18
1.7 Outline of Function ....................................................................................................................19
CHAPTER 2 PIN FUNCTIONS .............................................................................................................22
2.1 Pin Function List ........................................................................................................................22
2.2 Description of Pin Functions ....................................................................................................24
2.2.1 P00 to P04 (Port 0).......................................................................................................................24
2.2.2 P10, P11 (Port 1)..........................................................................................................................24
2.2.3 P20 to P26 (Port 2).......................................................................................................................24
2.2.4 P30 to P33 (Port 3).......................................................................................................................25
2.2.5 P50 to P53 (Port 5).......................................................................................................................25
2.2.6 P60 to P67 (Port 6).......................................................................................................................26
2.2.7 RESET..........................................................................................................................................26
2.2.8 X1, X2...........................................................................................................................................26
2.2.9 VDD................................................................................................................................................26
2.2.10 VSS ................................................................................................................................................26
2.2.11 VPP (µPD78F9189 only)................................................................................................................26
2.2.12 IC0 (µPD789188 only) ..................................................................................................................27
2.3 Pin Input/Output Circuits and Recommended Connection of Unused Pins ........................28
CHAPTER 3 CPU ARCHITECTURE......................................................................................................30
3.1 Memory Space ............................................................................................................................30
3.1.1 Internal program memory space...................................................................................................33
3.1.2 Internal data memory (internal high-speed RAM) space ..............................................................33
3.1.3 Special function register (SFR) area ............................................................................................33
3.1.4 Data memory addressing .............................................................................................................33
3.2 Processor Registers...................................................................................................................35
3.2.1 Control registers ...........................................................................................................................35
3.2.2 General-purpose registers............................................................................................................38
3.2.3 Special function registers (SFR)...................................................................................................39
3.3 Instruction Address Addressing...............................................................................................42
3.3.1 Relative addressing ......................................................................................................................42
3.3.2 Immediate addressing ..................................................................................................................43
User’s Manual 2nd edition
7

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]