datasheetbank_Logo
数据手册搜索引擎和 Datasheet免费下载 PDF

ST72631K4 查看數據表(PDF) - STMicroelectronics

零件编号
产品描述 (功能)
比赛名单
ST72631K4 Datasheet PDF : 109 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
ST7263
1 GENERAL DESCRIPTION
1.1 INTRODUCTION
The ST7263 Microcontrollers form a sub family of
the ST7 dedicated to USB applications. The de-
vices are based on an industry-standard 8-bit core
and feature an enhanced instruction set. They op-
erate at a 24MHz or 12 MHz oscillator frequency.
Under software control, the ST7263 MCUs may be
placed in either Wait or Halt modes, thus reducing
power consumption. The enhanced instruction set
and addressing modes afford real programming
potential. In addition to standard 8-bit data man-
agement, the ST7263 MCUs feature true bit ma-
nipulation, 8x8 unsigned multiplication and indirect
addressing modes. The devices include an ST7
Core, up to 16K program memory, up to 512 bytes
RAM, 19 I/O lines and the following on-chip pe-
ripherals:
– USB low speed interface with 3 endpoints with
programmable in/out configuration using the
DMA architecture with embedded 3.3V voltage
regulator and transceivers (no external compo-
nents are needed).
– 8-bit Analog-to-Digital converter (ADC) with 8
multiplexed analog inputs
Figure 1. General Block Diagram
OSCIN
OSCOUT
VDD
VSS
OSCILLATOR
Internal
CLOCK
OSC/3
OSC/4 or OSC/2
(for USB)
POWER
SUPPLY
WATCHDOG
RESET
CONTROL
8-BIT CORE
ALU
LVD
USB DMA
VPP/TEST
VDDA
VSSA
PROGRAM
MEMORY
(4K/8K/16K Bytes)
RAM
(256/512 Bytes)
* not on all products (refer to Table 1: Device Summary)
– industry standard asynchronous SCI serial inter-
face (not on all products - see device summary
below)
– digital Watchdog
– 16-bit Timer featuring an External clock input, 2
Input Captures, 2 Output Compares with Pulse
Generator capabilities
– fast I2C Multi Master interface (not on all prod-
ucts - see device summary)
– Low voltage (LVD) reset ensuring proper power-
on or power-off of the device
All ST7263 MCUs are available in ROM and OTP
versions.
The ST72E631 is the EPROM version of the
ST7263 in CSDIP32 windowed packages.
A specific mode is available to allow programming
of the EPROM user memory array. This is set by a
specific voltage source applied to the VPP/TEST
pin.
I2C*
PORT A
16-BIT TIMER
PORT B
ADC
PORT C
SCI*
(UART)
USB SIE
PA[7:0]
(8 bits)
PB[7:0]
(8 bits)
PC[2:0]
(3 bits)
USBDP
USBDM
USBVCC
5/109

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]