SAB-C505C-2RM 查看數據表（PDF） - Siemens AG

零件编号

产品描述 (功能)

比赛名单

SAB-C505C-2RM

8-Bit CMOS Microcontroller

Siemens AG 

C505 / C505C

C505A / C505CA

Special Function Registers

The registers, except the program counter and the four general purpose register banks, reside in

the special function register area. The special function register area consists of two portions : the

standard special function register area and the mapped special function register area. Five special

function register of the C505 (PCON1,P1ANA, VR0, VR1, VR2) are located in the mapped special

function register area. For accessing the mapped special function register area, bit RMAP in special

function register SYSCON must be set. All other special function registers are located in the

standard special function register area which is accessed when RMAP is cleared (“0“).

The registers and data locations of the CAN controller (CAN-SFRs) are located in the external data

memory area at addresses F700H to F7FFH..

Special Function Register SYSCON (Address B1H)

Reset Value : XX100X01B

(C505CA only) Reset Value : XX100001B

Bit No. MSB

7

B1H

–

LSB

6

5

4

3

2

1

0

–

EALE

RMAP

CMOD

CSWO

1)

XMAP1

XMAP0

SYSCON

The functions of the shaded bits are not described here.

1) This bit is only available in the C505CA.

Bit

RMAP

Function

Special function register map bit

RMAP = 0 : The access to the non-mapped (standard) special function

register area is enabled.

RMAP = 1 : The access to the mapped special function register area is

enabled.

As long as bit RMAP is set, mapped special function register area can be accessed. This bit is not

cleared by hardware automatically. Thus, when non-mapped/mapped registers are to be accessed,

the bit RMAP must be cleared/set respectively by software.

All SFRs with addresses where address bits 0-2 are 0 (e.g. 80H, 88H, 90H, 98H, ..., F8H, FFH) are

bitaddressable.

The 52 special function registers (SFRs) in the standard and mapped SFR area include pointers

and registers that provide an interface between the CPU and the other on-chip peripherals. The

SFRs of the C505 are listed in table 4 and table 5. In table 4 they are organized in groups which

refer to the functional blocks of the C505. The CAN-SFRs (applicable for the C505C and C505CA

only) are also included in table 4. Table 5 illustrates the contents of the SFRs in numeric order of

their addresses. Table 6 list the CAN-SFRs in numeric order of their addresses. .

Semiconductor Group

20

1997-12-01

Share Link: