A2V64S40 查看數據表（PDF） - Unspecified
零件编号
产品描述 (功能)
比赛名单
A2V64S40 Datasheet PDF : 38 Pages
| |||
A2V64S40CTP
64M Single Data Rate Synchronous DRAM
AC CHARACTERISTICS(AC operating conditions unless otherwise noted)
Parameter
-5
-6
-7
Symbol
Unit Note
Min Max Min Max Min Max
CAS latency=3
tCC (3)
5
6
7
CLK cycle time
ns
1
CAS latency=2
tCC (2)
10
10
10
CAS latency=3
tSAC (3)
4.5
4.5
4.5
CLK to valid output delay
ns
1,2
CAS latency=2
tSAC (2)
4.5
4.5
CAS latency=3
tOH (3)
2
2
2
Output data hold time
ns
2
CAS latency=2
tOH (2)
2
2
CLK high pulse width
tCH
2
2.5
2.5
ns
3
CLK low pulse width
tCL
2
2.5
2.5
ns
3
Input setup time
tSS
1.5
1.5
ns
3
Input hold time
tSH
www.DataSheet.co.kr
1
1
ns
3
CLK to output in Low-Z
tSLZ
1
1
ns
2
CLK to output in Hi-Z
CAS latency=3
tSHZ
CAS latency=2
4.5
4.5
4.5
ns
4.5
4.5
NOTES :
1. Parameters depend on programmed CAS latency.
2. If clock rising time is longer than 1ns, (tr/2-0.5)ns should be added to the parameter.
3. Assumed input rise and fall time (tr & tf) = 1ns.
If tr & tf is longer than 1ns, transient time compensation should be considered,
i.e., [(tr + tf)/2-1]ns should be added to the parameter.
Revision 2.1
Page 8/36
Sep., 2008
Datasheet pdf - http://www.DataSheet4U.net/
Share Link: 