CY7C142(2005) 查看數據表（PDF） - Cypress Semiconductor
零件编号
产品描述 (功能)
比赛名单
CY7C142 Datasheet PDF : 18 Pages
| |||
Switching Waveforms
Read Cycle No. 1 (Either Port-Address Access)[19, 20]
tRC
ADDRESS
tOHA
tAA
DATA OUT PREVIOUS DATA VALID
CY7C132/CY7C136
CY7C142/CY7C146
DATA VALID
Read Cycle No. 2 (Either Port-CE/OE)[19, 21]
CE
OE
tACE
DATA OUT
tLZCE
tLZOE
tDOE
tHZOE
DATA VALID
tPU
ICC
ISB
Read Cycle No. 3 (Read with BUSY Master: CY7C132 and CY7C136)
ADDRESSR
R/WR
tRC
ADDRESS MATCH
tPWE
DINR
ADDRESSL
BUSYL
DOUTL
tPS
tBLA
Notes:
19. R/W is HIGH for read cycle.
20. Device is continuously selected, CE = VIL and OE = VIL.
21. Address valid prior to or coincident with CE transition LOW.
VALID
ADDRESS MATCH
tBHA
tWDD
tDDD
tHZCE
tPD
tBDD
VALID
Document #: 38-06031 Rev. *C
Page 7 of 18
Share Link: 