datasheetbank_Logo
数据手册搜索引擎和 Datasheet免费下载 PDF

P/N +描述+內容搜索

關鍵詞
产品描述 (功能) : DUAL JK POSITIVE EDGE-TRIGGERED FLIP-FLOP

DUAL JK POSITIVE EDGE-TRIGGERED FLIP-FLOP

The MC54/74F109 consists of two high-speed, completely independent transition clocked JK FLIP-FLOPs. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operation as a D FLIP-FLOP (refer to F74 data sheet) by connecting the J and K inputs together.

产品描述 (功能) : DUAL JK FLIP-FLOP with set and reset; POSITIVE-edge-trigger

General description
The 74HC109; 74HCT109 is a DUAL POSITIVE edge triggered JK FLIP-FLOP featuring indiviDUAL nJ and nK inputs. It has clock (nCP) inputs, set (nSD) and reset (nRD) inputs and complementary nQ and nQ outputs. The set and reset are asynchronous active LOW inputs and operate independently of the clock input. The nJ and nK inputs control the state changes of the FLIP-FLOPs as described in the mode select function table. The nJ and nK inputs must be stable one set-up time prior to the LOW-to-HIGH clock transition for predictable operation. The JK design allows operation as a D-type FLIP-FLOP by connecting the nJ and nK inputs together. Inputs include clamp diodes. It enables the use of current limiting resistors to interface inputs to voltages in excess of VCC.
Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times.

Features and benefits
■ Input levels:
    ◆ For 74HC109: CMOS level
    ◆ For 74HCT109: TTL level
■ J and K inputs for easy D-type FLIP-FLOP
■ Toggle FLIP-FLOP or “do nothing” mode
■ Specified in compliance with JEDEC standard no. 7A
■ ESD protection:
    ◆ HBM JESD22-A114F exceeds 2000 V
    ◆ MM JESD22-A115-A exceeds 200 V
■ Multiple package options
■ Specified from -40 °C to +85 °C and from -40 °C to +125 °C

Philips
Philips Electronics
产品描述 (功能) : DUAL JK FLIP-FLOP with set and reset; POSITIVE-edge trigger

GENERAL DESCRIPTION
The 74HC/HCT109 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.
The 74HC/HCT109 are DUAL POSITIVE-edge triggered, JK FLIP-FLOPs with indiviDUAL J, K inputs, clock (CP) inputs, set (SD) and reset (RD) inputs; also complementary Q and Q outputs.
The set and reset are asynchronous active LOW inputs and operate independently of the clock input.
The J and K inputs control the state changes of the FLIP-FLOPs as described in the mode select function table.
The J and K inputs must be stable one set-up time prior to the LOW-to-HIGH clock transition for predictable operation.
The JK design allows operation as a D-type FLIP-FLOP by tying the J and K inputs together.
Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times.

FEATURES
• J, K inputs for easy D-type FLIP-FLOP
• Toggle FLIP-FLOP or “do nothing” mode
• Output capability: standard
• ICC category: FLIP-FLOPs

产品描述 (功能) : DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP

DUAL JK Negative EDGE-TRIGGERED FLIP-FLOP

The MC74AC112/74ACT112 consists of two high-speed completely independent transition clocked JK FLIP-FLOPs. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operation as a D FLIP-FLOP (refer to MC74AC74/74ACT74 data sheet) by connecting the J and K inputs together.

Asynchronous Inputs:
   LOW input to SD (Set) sets Q to HIGH level
   LOW input to CD (Clear) sets Q to LOW level
   Clear and Set are independent of clock
   Simultaneous LOW on CD and SD makes both Q and Q HIGH
  
• Outputs Source/Sink 24 mA
• ′ACT112 Has TTL Compatible Inputs

产品描述 (功能) : DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP

DUAL JK Negative EDGE-TRIGGERED FLIP-FLOP

The MC74AC113/74ACT113 consists of two high-speed completely independent transition clocked JK FLIP-FLOPs. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operation as a D FLIP-FLOP (refer to MC74AC74/74ACT74 data sheet) by connecting the J and K inputs together.

Asynchronous Inputs:
   LOW input to SD (Set) sets Q to HIGH level
   Set is independent of clock
• Outputs Source/Sink 24 mA
• ′ACT113 Has TTL Compatible Inputs

Philips
Philips Electronics
产品描述 (功能) : POSITIVE J-K POSITIVE EDGE-TRIGGERED FLIP-FLOPs

DESCRIPTION
The 74F109 is a DUAL POSITIVE EDGE-TRIGGERED JK-type FLIP-FLOP featuring indiviDUAL J, K, clock, set, and reset inputs; also true and complementary outputs. Set (SD) and reset (RD) are asynchronous active low inputs and operate independently of the clock (CP) input. The J and K are EDGE-TRIGGERED inputs which control the state changes of the FLIP-FLOPs as described in the function table. Clock triggering occurs at a voltage level and is not directly related to the transition time of the POSITIVE-going pulse.
transition time of the POSITIVE-going pulse. The J and K inputs must be stable just one setup time prior to the low-to-high transition of the clock for predictable operation. The JK design allows operation as a D FLIP-FLOP by tying J and K inputs together. Although the clock input is level sensitive, the POSITIVE transition of the clock pulse between the 0.8V and 2.0V levels should be equal to or less than the clock to output delay time for reliable operation.

FEATURE
• Industrial temperature range available (–40°C to +85°C)

 

Philips
Philips Electronics
产品描述 (功能) : DUAL J-K POSITIVE EDGE-TRIGGERED FLIP-FLOP ith set and reset

DESCRIPTION
The 74ALS109A is a DUAL POSITIVE EDGE-TRIGGERED JK-type FLIP-FLOP featuring indiviDUAL J, K, clock, set, and reset inputs; also true and complementary outputs. Set (SD) and reset (RD) are asynchronous active-Low inputs and operate independently of the clock (CP) input.
The J and K are EDGE-TRIGGERED inputs which control the state changes of the FLIP-FLOPs as described in the function table. Clock triggering occurs at a voltage level and is not directly related to the transition time of the POSITIVE-going pulse. The J and K inputs must be stable just one setup time prior to the Low-to-High transition of the clock for predictable operation. The JK design allows operation as a D FLIP-FLOP by tying J and K inputs together. Although the clock input is level sensitive, the POSITIVE transition of the clock pulse between the 0.8V and 2.0V levels should be equal to or less than the clock to output delay time for reliable operation.

Motorola
Motorola => Freescale
产品描述 (功能) : DUAL JK POSITIVE EDGE-TRIGGERED FLIP-FLOP

DUAL JK POSITIVE EDGE-TRIGGERED FLIP-FLOP LOW POWER SCHOTTKY

The SN54/74LS109A consists of two high speed completely independent transition clocked JK FLIP-FLOPs. The clocking operation is independent of rise andfall times of the clock waveform. The JKdesignallows operation as a D FLIP-FLOP by simply connecting the J and Kpins together.

Philips
Philips Electronics
产品描述 (功能) : Synchronizing cascaded DUAL POSITIVE EDGE-TRIGGERED D-type FLIP-FLOP

DESCRIPTION
The 74F50728 is a cascaded DUAL POSITIVE edge–triggered D–type featuring indiviDUAL data, clock, set and reset inputs; also true and complementary outputs.

FEATURES
• Metastable immune characteristics
• Output skew less than 1.5ns
• See 74F5074 for synchronizing DUAL D-type FLIP-FLOP
• See 74F50109 for synchronizing DUAL J–K POSITIVE EDGE-TRIGGERED FLIP-FLOP
• See 74F50729 for synchronizing DUAL DUAL D-type FLIP-FLOP with EDGE-TRIGGERED set and reset
• Industrial temperature range available (–40°C to +85°C)

 

Motorola
Motorola => Freescale
产品描述 (功能) : DUAL D-TYPE POSITIVE EDGE-TRIGGERED FLIP-FLOP LOW POWER SCHOTTKY

DUAL D-TYPE POSITIVE EDGE-TRIGGERED FLIP-FLOP

The SN54/74LS74A DUAL EDGE-TRIGGERED FLIP-FLOP utilizes Schottky TTL circuitry to produce high speed D-type FLIP-FLOPs. Each FLIP-FLOP has indiviDUAL clear and set inputs, and also complementary Q and Q outputs.
Information at input D is transferred to the Q output on the POSITIVE-going edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the POSITIVE-going pulse. When the clock input is at either the HIGH or the LOW level, the D input signal has no effect.

12345678910 Next

All Rights Reserved© datasheetbank.com [ 隐私政策 ]