SM8213AM 查看數據表（PDF） - Nippon Precision Circuits

零件编号

产品描述 (功能)

比赛名单

SM8213AM

POCSAG Decoder For Multiframe Pagers

Nippon Precision Circuits  

Status data read timing

SM8213AM

ATTN

SCK

SDI

SDO

tPWSC

1

tSSDI

tHSDI

READ

COMMAND 1

tCYSC

Don't

Care 1

2

READ

COMMAND 2

Don't

Care 2

8

9

READ

COMMAND 8

READ

COMMAND 9

tHSDO

Don't

Care 8

STATUS

DATA 1

tSSDO

1/ 2*VDD

15

16

READ

COMMAND 15

READ

COMMAND 16

STATUS

DATA 7

STATUS

DATA 8

Received data transfer timing

ATTN

tSATT

SCK

tPWSC

1

SDI

SDO

t t SSDO HSDO

OUTPUT

DATA 1

tCYSC

2

3

OUTPUT

DATA 2

OUTPUT

DATA 3

tHATT

32

1/ 2*VDD

OUTPUT

DATA 32

CLKO clock output timing

(XT)

(76.8kHz)

CLKO

(76.8kHz Mode)

tFCLK

CLKO

(38.4kHz Mode)

α

DCLKO

tRCLK

tFCLK

β

DXT = α

α+β

tRCLK

0.7*VDD

1/ 2*VDD

0.3*VDD

0.7*VDD

1/ 2*VDD

0.3*VDD

0.7*VDD

1/ 2*VDD

0.3*VDD

NIPPON PRECISION CIRCUITS—6

Share Link: