MX10EXAQC 查看數據表（PDF） - Macronix International

零件编号

产品描述 (功能)

比赛名单

MX10EXAQC

XA 16-bit Microcontroller Family 64K Flash/2K RAM, Watchdog, 2UARTs

Macronix International 

MX10EXA

Flash organization

The XA contains 64k bytes of Flash program memory.

This memory is organized as 5 separate blocks. The

first two blocks are 8k bytes in size, filling the program

memory space from address 0 through 3FFF hex. The

final three blocks are 16k bytes in size and occupy ad-

dresses from 4000 through FFFF hex.

Figure 3 depicts the Flash memory configuration.

Flash Programming and Erasure

The XA Flash microcontroller supports a number of pro-

gramming possibilities for the on-chip Flash memory. The

Flash memory may be programmed in a parallel fashion

on standard programming equipment in a manner similar

to an EPROM microcontroller. The XA microcontroller is

able to program its own Flash memory while the applica-

tion code is running. Also, a default loader built into a

Boot ROM allows programming blank devices serially

through the UART.

Using any of these types of programming, any of the

individual blocks may be erased separately, or the entire

chip may be erased. Programming of the Flash memory

is accomplished one byte at a time.

Boot ROM

When the microcontroller programs its own Flash

memory, all of the low level details are handled by code

that is permanently contained in a 2k byte “Boot ROM”

that is separate from the Flash memory. A user program

simply calls the entry point with the appropriate

parameters to accomplish the desired operation. Boot

ROM operations include things like: erase block, program

byte, verity byte, program security lock bit, etc. The Boot

ROM overlays the program memory space at the top of

the address space from F800 to FFFF hex, when it is

enabled by setting the ENBOOT bit at AUXR1.7.. The

Boot ROM may be turned off so that the upper 2k bytes

of Flash program memory are accessible for execution.

ENBOOT and PWR_VLD

Setting the ENBOOT bit in the AUXR register enables

the Boot ROM and activates the on-chip VPP generator if

VPP is connected to rather than 12V externally. The

PWR_VLD flag indicates that VPP is available for

programming and erase operations. This flag should be

checked prior to calling the Boot ROM for programming

and erase services. When ENBOOT is set, it typically

takes 5 microseconds for the internal programming

voltage to be ready.

The ENBOOT bit will automatically be set if the status

byte is non-zero during reset, or when PSEN is low, ALE

is high, and EA is high at the falling edge of reset. Other-

wise, ENBOOT will be cleared during reset.

When programming functions are not needed, ENBOOT

may be cleared. This enables access to the 2k bytes of

Flash code memory that is overlaid by the Boot ROM,

allowing a full 64k bytes of Flash cede memory.

FFFF

C000

PROGRAM 8000

ADDRESS

4000

2000

0000

BLOCK 4

16K BYTES

BLOCK 3

16K BYTES

BLOCK 2

16K BYTES

BLOCK 1

8K BYTES

BLOCK 0

8K BYTES

BOOT ROM

FFFF

F800

Figure 3. Flash Memory Configuration

P/N:PM0625 Specifications subject to change without notice, contact your sales representatives for the most update information. REV. 1.0, JUL. 01, 2005

12

Share Link: