HD64336084 查看數據表（PDF） - Renesas Electronics

零件编号

产品描述 (功能)

比赛名单

HD64336084

16-Bit Single-Chip Microcomputer H8 Family/H8/300H Tiny Series

Renesas Electronics 

Contents

Section 1 Overview................................................................................................1

1.1 Features.................................................................................................................................. 1

1.2 Internal Block Diagram.......................................................................................................... 3

1.3 Pin Arrangement .................................................................................................................... 4

1.4 Pin Functions ......................................................................................................................... 5

Section 2 CPU........................................................................................................9

2.1 Address Space and Memory Map ........................................................................................ 10

2.2 Register Configuration......................................................................................................... 12

2.2.1 General Registers.................................................................................................... 13

2.2.2 Program Counter (PC) ............................................................................................ 14

2.2.3 Condition-Code Register (CCR)............................................................................. 14

2.3 Data Formats........................................................................................................................ 16

2.3.1 General Register Data Formats ............................................................................... 16

2.3.2 Memory Data Formats ............................................................................................ 18

2.4 Instruction Set ...................................................................................................................... 19

2.4.1 Table of Instructions Classified by Function .......................................................... 19

2.4.2 Basic Instruction Formats ....................................................................................... 29

2.5 Addressing Modes and Effective Address Calculation........................................................ 30

2.5.1 Addressing Modes .................................................................................................. 30

2.5.2 Effective Address Calculation ................................................................................ 34

2.6 Basic Bus Cycle ................................................................................................................... 36

2.6.1 Access to On-Chip Memory (RAM, ROM)............................................................ 36

2.6.2 On-Chip Peripheral Modules .................................................................................. 37

2.7 CPU States ........................................................................................................................... 38

2.8 Usage Notes ......................................................................................................................... 39

2.8.1 Notes on Data Access to Empty Areas ................................................................... 39

2.8.2 EEPMOV Instruction.............................................................................................. 39

2.8.3 Bit-Manipulation Instruction .................................................................................. 39

Section 3 Exception Handling .............................................................................45

3.1 Exception Sources and Vector Address ............................................................................... 46

3.2 Register Descriptions ........................................................................................................... 47

3.2.1 Interrupt Edge Select Register 1 (IEGR1) .............................................................. 48

3.2.2 Interrupt Edge Select Register 2 (IEGR2) .............................................................. 49

3.2.3 Interrupt Enable Register 1 (IENR1) ...................................................................... 50

Rev. 2.00 Sep. 23, 2005 Page ix of xxx

Share Link: