datasheetbank_Logo
数据手册搜索引擎和 Datasheet免费下载 PDF

MAX1160 查看數據表(PDF) - Maxim Integrated

零件编号
产品描述 (功能)
比赛名单
MAX1160
MaximIC
Maxim Integrated MaximIC
MAX1160 Datasheet PDF : 8 Pages
1 2 3 4 5 6 7 8
10-Bit, 20Msps, TTL-Output ADC
The following errors are defined:
+FS error = top of ladder offset voltage
= (+FS - VST + 1LSB)
-FS error = bottom of ladder offset voltage
= (-FS - VSB - 1LSB)
where the +FS (full-scale) input voltage is defined as the
output transition between 11 1111 1110 and 11 1111 1111,
and the -FS input voltage is defined as the output transi-
tion between 00 0000 0000 and 00 0000 0001 (Table 2).
Analog Input
VIN is the analog input. The full-scale input range will
be 80% of the reference voltage, or ±2V with VFB =
-2.5V and VFT = +2.5V.
The analog input’s drive requirements are minimal
when compared to conventional flash converters. This
is due to the MAX1160’s extremely low (5pF) input
capacitance and very high (300k) input resistance.
For example, for an input signal of ±2Vp-p with a
10MHz input frequency, the peak output current
required for the driving circuit is only 628µA.
Clock Input
The MAX1160 is driven from a single-ended TTL input
(CLK). The CLK pulse width (tpwH) must be kept
between 20ns and 300ns to ensure proper operation of
the internal track/hold amplifier (Figure 1a). When oper-
ating the MAX1160 at sampling rates above 3Msps, it is
recommended that the clock input duty cycle be kept at
CLK
CLK
(TTL)
R5
100
VIN
±2.5V MAX
VIN
(±2V)
+5V
2 VIN
IC1 VOUT 6
2.5V
VFT
1µF
R1
MAX6225
4 GND
VTRIM
10k
C2
1µF
C1 0.01µF
0.01µF
VST
R
5
R2
2R
30k
C3
3
2 -5.2V R3
0.01µF
2R
VRM
1
IC2
4
30k
2R
+5V
0.01µF
R4 OP07
10k
0.01µF
8
76
C4
0.01µF
2R
VSB
R
-2.5V VFB
= AGND
1µF
C5
0.01µF
= DGND
COARSE
ADC
ANALOG
PRESCALER
SUCCESSIVE
INTERPOLATION
STAGE 1
SUCCESSIVE
INTERPOLATION
STAGE N
MAX1160
4
D10 (OVERRANGE)
D9 (MSB)
D8
D7
D6
D5
D4
D3
D2
D1
D0 (LSB)
DIGITAL
OUTPUTS
NOTES:
1) D1 = SCHOTTKY OR HOT CARRIER DIODE
2) FB = FERRITE BEAD, FAIR RITE #2743001111
TO BE MOUNTED AS CLOSELY TO THE DEVICE
AS POSSIBLE. THE FERRITE BEAD TO ADC
CONNECTION SHOULD NOT BE SHARED WITH
ANY OTHER DEVICE.
3) C1–C11 = CHIP CAPACITOR (RECOMMENDED)
MOUNTED AS CLOSE TO DEVICE'S PIN AS
POSSIBLE.
4) USE OF A SEPARATE SUPPLY FOR VCC AND DVCC
IS NOT RECOMMENDED.
5) R5 PROVIDES CURRENT LIMITING TO 45mA.
C6
C8
0.1µF 0.1µF
C7
C9
0.1µF 0.1µF
C10
0.01µF
C11
0.01µF
FB
D1
10µF
10µF
-5.2V
+5V
Figure 2. Typical Operating Circuit
_______________________________________________________________________________________ 7

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]