MT9M011 查看數據表（PDF） - Micron Technology

零件编号

产品描述 (功能)

比赛名单

MT9M011

1/3-Inch Megapixel CMOS Active-Pixel Digital Image Sensor

Micron Technology 

Preliminary‡

MT9M011 - 1/3-Inch Megapixel Image Sensor

Serial Bus Description

Slave Address

The 8-bit address of a two-wire serial interface device consists of 7 bits of address and 1

bit of direction. A “0” (0xBA) in the LSB (least significant bit) of the address indicates

write mode, and a “1” (0xBB) indicates read mode.

Data Bit Transfer

One data bit is transferred during each clock pulse. The serial interface clock pulse is

provided by the master. The data must be stable during the HIGH period of the two-wire

serial interface clock—it can only change when the serial clock is LOW. Data is trans-

ferred 8 bits at a time, followed by an acknowledge bit.

Acknowledge Bit

The master generates the acknowledge clock pulse. The transmitter (which is the master

when writing, or the slave when reading) releases the data line, and the receiver indi-

cates an acknowledge bit by pulling the data line LOW during the acknowledge clock

pulse.

No-Acknowledge Bit

The no-acknowledge bit is generated when the data line is not pulled down by the

receiver during the acknowledge clock pulse. A no-acknowledge bit is used to terminate

a read sequence.

PDF: 09005aef81051c04/Source: 09005aef8102abe8

MT9M011_2.fm - Rev. D 1/05 EN

13

Micron Technology, Inc., reserves the right to change products or specifications without notice.

©2004 Micron Technology, Inc. All rights reserved.

Share Link: