datasheetbank_Logo
数据手册搜索引擎和 Datasheet免费下载 PDF

74HC595PW-Q100,118(2017) 查看數據表(PDF) - NXP Semiconductors.

零件编号
产品描述 (功能)
比赛名单
74HC595PW-Q100,118 Datasheet PDF : 23 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
Nexperia
74HC595-Q100; 74HCT595-Q100
8-bit serial-in, serial or parallel-out shift register with output latches; 3-state
VCC = supply voltage in V.
[6] All 9 outputs switching.
11.1 Waveforms and test circuit
1/ fmax
VI
SHCP input
VM
GND
VOH
tW
t PLH
t PHL
Q7S output
VM
VOL
mna557
Measurement points are given in Table 8.
VOL and VOH are typical output voltage levels that occur with the output load.
Figure 9. Shift clock pulse, maximum frequency and input to output propagation delays
VI
SHCP input
VM
GND
tsu
VI
1/ fmax
STCP input
VM
GND
VOH
tW
t PLH
t PHL
Qn output
VM
VOL
Measurement points are given in Table 8.
VOL and VOH are typical output voltage levels that occur with the output load.
Figure 10. Storage clock to output propagation delays
mna558
74HC_HCT595_Q100
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 3 — 28 February 2017
© Nexperia B.V. 2017. All rights reserved.
12 / 23

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]