74LVC3G34DC 查看數據表（PDF） - NXP Semiconductors.

零件编号

产品描述 (功能)

比赛名单

74LVC3G34DC

Triple buffer

NXP Semiconductors. 

74LVC3G34

Triple buffer

Rev. 07 — 9 May 2008

Product data sheet

1. General description

The 74LVC3G34 provides three buffers.

The inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of

the 74LVC3G34 as a translator in a mixed 3.3 V and 5 V environment.

This device is fully specified for partial power-down applications using IOFF. The IOFF

circuitry disables the output, preventing a damaging backflow current through the device

when it is powered down.

2. Features

I Wide supply voltage range from 1.65 V to 5.5 V

I 5 V tolerant input/output for interfacing with 5 V logic

I High noise immunity

I Complies with JEDEC standard:

N JESD8-7 (1.65 V to 1.95 V)

N JESD8-5 (2.3 V to 2.7 V)

N JESD8B/JESD36 (2.7 V to 3.6 V)

I ESD protection:

N HBM JESD22-A114E exceeds 2000 V

N MM JESD22-A115-A exceeds 200 V

I ±24 mA output drive (VCC = 3.0 V)

I CMOS low power consumption

I Latch-up performance exceeds 250 mA

I Direct interface with TTL levels

I Multiple package options

I Specified from −40 °C to +85 °C and −40 °C to +125 °C

Share Link: