A62S7316V-70S 查看數據表（PDF） - AMIC Technology

零件编号

产品描述 (功能)

比赛名单

A62S7316V-70S

128K X 16 BIT LOW VOLTAGE CMOS SRAM

AMIC Technology 

A62S7316 Series

Timing Waveforms (continued)

Write Cycle 3

(Byte Enable Controlled)

Address

CE

tAS1

HB, LB

WE

DATA IN

DATA OUT

tWHZ4

tWC

tAW

tCW

tBW2

tWP

tDW

tWR3

tDH

tOW

Notes: 1. tAS is measured from the address valid to the beginning of Write.

2. A Write occurs during the overlap (tWP, tBW) of a low CE , WE and ( HB and, or LB ).

3. tWR is measured from the earliest of CE or WE or ( HB and, or LB ) going high to the end of the Write cycle.

4. OE level is high or low.

5. Transition is measured ±500mV from steady state. This parameter is sampled and not 100% tested.

PRELIMINARY (March, 2001, Version 0.2)

10

AMIC Technology, Inc.

Share Link: