datasheetbank_Logo
数据手册搜索引擎和 Datasheet免费下载 PDF

AD5044 查看數據表(PDF) - Analog Devices

零件编号
产品描述 (功能)
比赛名单
AD5044 Datasheet PDF : 28 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
AD5024/AD5044/AD5064
SPECIFICATIONS
VDD = 4.5 V to 5.5 V, RL = 5 kΩ to GND, CL = 200 pF to GND, 2.5 V ≤ VREFIN ≤ VDD, unless otherwise specified. All specifications TMIN to
TMAX, unless otherwise noted.
Table 2.
Parameter
STATIC PERFORMANCE3
Resolution
Relative Accuracy
Differential Nonlinearity
Offset Error
Offset Error Drift4
Full-Scale Error
Gain Error
Gain Temperature Coefficient4
DC Crosstalk
OUTPUT CHARACTERISTICS4
Output Voltage Range
Capacitive Load Stability
DC Output Impedance
Normal Mode
Power-Down Mode
Output Connected to
100 kΩ Network
Output Connected to
1 kΩ Network
Short-Circuit Current
Power-Up Time
DC PSRR
REFERENCE INPUTS
Reference Input Range
Reference Current
Reference Input Impedance
LOGIC INPUTS
Input Current5
Input Low Voltage, VINL
Input High Voltage, VINH
Pin Capacitance4
B Grade1
A Grade1, 2
Min Typ Max Min Typ Max Unit
Conditions/Comments
16
16
Bits AD5064
14
AD5044
12
AD5024
±0.5 ±1
±0.5 ±4
LSB
AD5064; TA = −40°C to +105°C
+0.5 ±2
±0.5 ±4
AD5064; TA = −40°C to +125°C
±0.25 ±0.5
LSB
AD5044; TA = −40°C to +105°C
±0.25 ±1
AD5044; TA = −40°C to +125°C
±0.12 ±0.25
LSB
AD5024; TA = −40°C to +105°C
±0.12 ±0.5
AD5024; TA = −40°C to +125°C
±0.2 ±1
±0.2 ±1 LSB
±0.2 ±1.8
±0.2 ±1.8 mV
Code 512 (AD5064), Code 128 (AD5044),
Code 32 (AD5024) loaded to DAC register
±2
±2
μV/°C
±0.01 ±0.07
±0.01 ±0.07 % FSR All 1s loaded to DAC register. VREF < VDD
±0.005 ±0.05
±0.005 ±0.05 % FSR
±1
±1
ppm Of FSR/°C
40
40
μV
Due to single channel full-scale output
change, RL = 5 kΩ to GND or VDD
40
40
μV/mA Due to load current change
0.5
40
μV
Due to powering down (per channel)
0
1
VDD
0
1
VDD
V
nF
RL = 5 kΩ, RL =100 kΩ, and RL = ∞
0.5
0.5
Ω
100
100
Output impedance tolerance ± 400 Ω
1
1
Output impedance tolerance ± 20 Ω
60
60
mA
DAC = full scale, output shorted to GND
45
45
mA
DAC = zero-scale, output shorted to VDD
4.5
4.5
μs
Time to exit power-down mode to normal
mode of AD5024/AD5044/AD5064, 32nd
clock edge to 90% of DAC midscale value,
output unloaded
−92
−92
dB
VDD ± 10%, DAC = full scale. VREF < VDD
2.5
35
120
VDD 2.5
50
35
120
VDD
V
50 μA
Per DAC channel
Individual reference option
2.2
4
±1
0.8
2.2
4
±1 μA
0.8 V
V
pF
Rev. 0 | Page 3 of 28

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]