datasheetbank_Logo
数据手册搜索引擎和 Datasheet免费下载 PDF

AD5428 查看數據表(PDF) - Analog Devices

零件编号
产品描述 (功能)
比赛名单
AD5428 Datasheet PDF : 33 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Data Sheet
AD5428/AD5440/AD5447
AGND 1
IOUTA 2
RFBA 3
VREFA 4
DGND 5
DAC A/B 6
AD5447
TOP VIEW
(Not to Scale)
24 IOUTB
23 RFBB
22 VREFB
21 VDD
20 R/W
19 CS
DB11 7
18 DB0 (LSB)
DB10 8
17 DB1
DB9 9
16 DB2
DB8 10
15 DB3
DB7 11
14 DB4
DB6 12
13 DB5
Figure 6. Pin Configuration 24-Lead TSSOP (RU-24)
Table 6. AD5447 Pin Function Descriptions
Pin No. Mnemonic
Description
1
AGND
DAC Ground Pin. This pin should typically be tied to the analog ground of the system, but can be biased to
achieve single-supply operation.
2, 24
3, 23
IOUTA, IOUTB
RFBA, RFBB
DAC Current Outputs.
DAC Feedback Resistor Pins. Establish voltage output for the DAC by connecting to an external amplifier
output.
4, 22
5
VREFA, VREFB
DGND
DAC Reference Voltage Input Terminals.
Digital Ground Pin.
6
DAC A/B
Selects DAC A or DAC B. Low selects DAC A; high selects DAC B.
7 to 18 DB11 to DB0 Parallel Data Bits 11 Through 0.
19
CS
Chip Select Input. Active low. Used in conjunction with R/W to load parallel data to the input latch or to read
data from the DAC register.
20
R/W
Read/Write. When low, used in conjunction with CS to load parallel data. When high, used in conjunction with
CS to read back the contents of the DAC register. When CS and R/W are held low, the latches are transparent.
Any changes on the data lines are reflected in the relevant DAC output.
21
VDD
Positive Power Supply Input. This part can be operated from a supply of 2.5 V to 5.5 V.
Rev. C | Page 9 of 32

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]