AD9396 查看數據表（PDF） - Analog Devices
零件编号
产品描述 (功能)
比赛名单
AD9396 Datasheet PDF : 48 Pages
| |||
AD9396
Pin Type
OUTPUTS
REFERENCES
POWER SUPPLY
CONTROL
HDCP
DIGITAL VIDEO DATA
DIGITAL VIDEO CLOCK
INPUTS
DATA ENABLE
RTERM
Pin No.
89
87
85
86
84
24, 25, 26, 27
57
80, 76, 72,
67, 45, 33
100, 90, 10
59, 56, 54
48, 32, 30
83
82
49
50
51
52
35
34
38
37
41
40
43
Mnemonic
DATACK
HSOUT
VSOUT
SOGOUT
O/E FIELD
CTL(3-0)
FILT
VD
VDD
PVDD
DVDD
GND
SDA
SCL
DDCSCL
DDCSDA
MCL
MDA
Rx0+
Rx0−
Rx1+
Rx1−
Rx2+
Rx2−
RxC+
44
RxC−
88
DE
46
RTERM
Function
Data Output Clock
HSYNC Output Clock (Phase-Aligned with DATACK)
VSYNC Output Clock (Phase-Aligned with DATACK)
SOG Slicer Output
Odd/Even Field Output
Control 3, 2, 1, and 0.
Connection for External Filter Components for PLL
Analog Power Supply and DVI Terminators
Output Power Supply
PLL Power Supply
Digital Logic Power Supply
Ground
Serial Port Data I/O
Serial Port Data Clock
HDCP Slave Serial Port Data Clock
HDCP Slave Serial Port Data I/O
HDCP Master Serial Port Data Clock
HDCP Master Serial Port Data I/O
Digital Input Channel 0 True
Digital Input Channel 0 Complement
Digital Input Channel 1 True
Digital Input Channel 1 Complement
Digital Input Channel 2 True
Digital Input Channel 2 Complement
Digital Data Clock True
Digital Data Clock Complement
Data Enable
Sets Internal Termination Resistance
Value
VDD
VDD
VDD
VDD
VDD
VDD
3.3 V
1.8 V to 3.3 V
1.8 V
1.8 V
0V
3.3 V CMOS
3.3 V CMOS
3.3 V CMOS
3.3 V CMOS
3.3 V CMOS
3.3 V CMOS
TMDS
TMDS
TMDS
TMDS
TMDS
TMDS
TMDS
TMDS
3.3 V CMOS
500 Ω
Table 6. Pin Function Descriptions
Mnemonic
Description
INPUTS
RAIN0
Analog Input for the Red Channel 0.
GAIN0
Analog Input for the Green Channel 0.
BBAIN0
Analog Input for the Blue Channel 0.
RAIN1
Analog Input for the Red Channel 1.
GAIN1
Analog Input for the Green Channel 1.
BBAIN1
Analog Input for Blue Channel 1.
High impedance inputs that accept the red, green, and blue channel graphics signals, respectively. The three channels
are identical and can be used for any colors, but colors are assigned for convenient reference. They accommodate input
signals ranging from 0.5 V to 1.0 V full scale. Signals should be ac-coupled to these pins to support clamp operation
(see Figure 3 for an input reference circuit).
Rx0+
Digital Input Channel 0 True.
Rx0−
Digital Input Channel 0 Complement.
Rx1+
Digital Input Channel 1 True.
Rx1−
Digital Input Channel 1 Complement.
Rx2+
Digital Input Channel 2 True.
Rx2−
Digital input Channel 2 Complement.
These six pins receive three pairs of transition minimized differential signaling (TMDS) pixel data (at 10× the pixel rate)
from a digital graphics transmitter.
Rev. 0 | Page 8 of 48
Share Link: 