datasheetbank_Logo
数据手册搜索引擎和 Datasheet免费下载 PDF

AT80C5112 查看數據表(PDF) - Atmel Corporation

零件编号
产品描述 (功能)
比赛名单
AT80C5112
Atmel
Atmel Corporation Atmel
AT80C5112 Datasheet PDF : 97 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
AT8xC5112
Clock System
Blocks Description
Crystal Oscillator: OSCA
Integrated High-speed RC
Oscillator: OSCB
The AT8xC5112 oscillator system provides a reliable clocking system with full mastering
of speed versus CPU power trade off. Several clock sources are possible:
• External clock input
• High-speed crystal or ceramic oscillator
• Integrated high-speed RC oscillator
The selected clock source can be divided by 2 - 512 before clocking the CPU and the
peripherals. When X2 function is set, the CPU needs 6 clock periods per cycle.
Clocking is controlled by several SFR registers: OSCON, CKCON0, CKCON1, CKRL.
The AT8xC5112 includes the following oscillators:
• Crystal oscillator
• Integrated high-speed RC oscillator, with typical frequency of 12 MHz
The crystal oscillator uses two external pins, XTAL1 for input and XTAL2 for output.
Both crystal and ceramic resonators can be used. An oscillator source on XTAL1 is
mandatory to start the product.
OSCAEN in OSCCON register is an enable signal for the crystal oscillator or the exter-
nal oscillator input.
The high-speed RC oscillator typical frequency is 12 MHz. Note that the on chip oscilla-
tor has a ±50% frequency tolerance and may not be suitable for use in some
applications.
OSCBEN in OSCCON register is an enable signal for the high-speed RC oscillator.
Clock Selector
Clock Prescaler
CKS bit in CKS register is used to select from crystal to RC oscillator.
OSCBEN bit in OSCCON register is used to enable the RC oscillator.
OSCAEN bit in OSCCON register is used to enable the crystal oscillator or the external
oscillator input.
Before supplying the CPU and the peripherals, the main clock is divided by a factor of 2
to 512, as defined by the CKRL register. The CPU needs from 12 to 256*12 clock peri-
ods per instruction. This allows:
• to accept any cyclic ratio to be accepted on XTAL1 input.
• to reduce the CPU power consumption.
The X2 bit allows to bypass the clock prescaler; in this case, the CPU needs only 6 clock
periods per machine cycle. In X2 mode, as this divider is bypassed, the signals on
XTAL1 must have a cyclic ratio between 40 to 60%.
7
4191C–8051–02/08

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]