datasheetbank_Logo
数据手册搜索引擎和 Datasheet免费下载 PDF

SAB-C505C-4E 查看數據表(PDF) - Infineon Technologies

零件编号
产品描述 (功能)
比赛名单
SAB-C505C-4E
Infineon
Infineon Technologies Infineon
SAB-C505C-4E Datasheet PDF : 88 Pages
First Prev 71 72 73 74 75 76 77 78 79 80 Next Last
C505 / C505C
C505A / C505CA
AC Characteristics (20 MHz, 0.5 Duty Cycle)
(Operating Conditions apply)
(CL for port 0, ALE and PSEN outputs = 100 pF; CL for all other outputs = 80 pF)
Program Memory Characteristics
Parameter
ALE pulse width
Address setup to ALE
Address hold after ALE
ALE to valid instruction in
ALE to PSEN
PSEN pulse width
PSEN to valid instruction in
Input instruction hold after PSEN
Input instruction float after PSEN
Address valid after PSEN
Address to valid instruction in
Address float to PSEN
Symbol
Limit Values
Unit
20 MHz clock
Variable Clock
0.5 Duty Cycle 1/CLP = 2 MHz to 20 MHz
min. max. min.
max.
tLHLL
35
CLP - 15
ns
tAVLL
10
CLP/2 - 15
ns
tLLAX
10
CLP/2 - 15
ns
tLLIV
55
2 CLP - 45 ns
tLLPL
10
CLP/2 - 15
ns
tPLPH
60
3/2 CLP
ns
- 15
tPLIV
25
3/2 CLP
ns
- 50
tPXIX
0
0
ns
t *)
PXIZ
20
CLP/2 - 5 ns
t *)
PXAV
20
CLP/2 - 5
ns
tAVIV
65
5/2 CLP
ns
- 60
tAZPL
-5
-5
ns
*) Interfacing the C505 to devices with float times up to 20 ns is permissible. This limited bus contention will not
cause any damage to port 0 drivers.
Data Sheet
71
08.00

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]