81487EIB(2005) 查看數據表（PDF） - Intersil
零件编号
产品描述 (功能)
比赛名单
81487EIB Datasheet PDF : 14 Pages
| |||
ISL8487E, ISL81487L, ISL81487E
Pinout
ISL8487E, ISL81487L, ISL81487E (PDIP, SOIC)
TOP VIEW
RO 1
R
RE 2
DE 3
DI 4
D
8 VCC
7 B/Z
6 A/Y
5 GND
Ordering Information
PART NO.
(BRAND)
TEMP.
RANGE (°C) PACKAGE
PKG.
DWG. #
ISL8487EIB*
(8487EIB)
-40 to 85 8 Ld SOIC
M8.15
ISL8487EIBZ*
(8487EIB)(Note)
-40 to 85 8 Ld SOIC
(Pb-free)
M8.15
ISL8487EIP
-40 to 85 8 Ld PDIP
E8.3
ISL81487LIB*
(81487LIB)
-40 to 85 8 Ld SOIC
M8.15
ISL81487LIBZ*
(81487LIB)(Note)
-40 to 85 8 Ld SOIC
(Pb-free)
M8.15
ISL81487LIP
-40 to 85 8 Ld PDIP
E8.3
ISL81487EIB*
(81487EIB)
-40 to 85 8 Ld SOIC
M8.15
ISL81487EIBZ*
(81487EIB)(Note)
-40 to 85 8 Ld SOIC
(Pb-free)
M8.15
ISL81487EIP
-40 to 85 8 Ld PDIP
E8.3
ISL81487EIPZ
-40 to 85 8 Ld PDIP
(ISL81487EIPZ)(Note)
(Pb-free)
E8.3
*Add “-T” suffix to part number for tape and reel packaging.
NOTE: Intersil Pb-free plus anneal products employ special Pb-free
material sets; molding compounds/die attach materials and 100%
matte tin plate termination finish, which are RoHS compliant and
compatible with both SnPb and Pb-free soldering operations. Intersil
Pb-free products are MSL classified at Pb-free peak reflow
temperatures that meet or exceed the Pb-free requirements of
IPC/JEDEC J STD-020.
Truth Tables
TRANSMITTING
INPUTS
OUTPUTS
RE
DE
DI
Z
Y
X
1
1
0
1
X
1
0
1
0
0
0
X
High-Z
High-Z
1
0
X
High-Z * High-Z *
*Shutdown Mode for ISL8487E, ISL81487L (See Note 7)
RECEIVING
INPUTS
OUTPUT
RE
DE
A-B
RO
0
0
≥ +0.2V
1
0
0
≤ -0.2V
0
0
0
Inputs Open
1
1
0
X
High-Z *
1
1
X
High-Z
*Shutdown Mode for ISL8487E, ISL81487L (See Note 7)
Pin Descriptions
PIN
RO
RE
DE
DI
GND
A/Y
B/Z
VCC
FUNCTION
Receiver output: If A > B by at least 0.2V, RO is high; If A < B by 0.2V or more, RO is low; RO = High if A and B are unconnected (floating).
Receiver output enable. RO is enabled when RE is low; RO is high impedance when RE is high.
Driver output enable. The driver outputs, Y and Z, are enabled by bringing DE high. They are high impedance when DE is low.
Driver input. A low on DI forces output Y low and output Z high. Similarly, a high on DI forces output Y high and output Z low.
Ground connection.
±15kV HBM ESD Protected, RS-485/422 level, noninverting receiver input and non-inverting driver output. Pin is an input (A) if
DE = 0; pin is an output (Y) if DE = 1.
±15kV HBM ESD Protected, RS-485/422 level, inverting receiver input and inverting driver output. Pin is an input (B) if DE = 0; pin is
an output (Z) if DE = 1.
System power supply input (4.5V to 5.5V).
2
FN6051.6
Share Link: 