MK50H28 查看數據表（PDF） - STMicroelectronics
零件编号
产品描述 (功能)
比赛名单
MK50H28 Datasheet PDF : 64 Pages
| |||
MK50H28
4.1.1.2 Register Data Port (RDP)
1111110000000000
5432109876543210
CSR
DATA
BIT
15:00
NAME
DESCRIPTION
CSR DATA Writing data to the RDP loads data into the CSR selected by RAP. Reading the data from
RDP reads the data from the CSR selected in RAP.
4.1.2 Control and Status Register Definition
4.1.2.1 Control and Status Register 0 (CSR0)
RAP<3:1> = 0
1111110000000000
5432109876543210
P
T
D
M
D
S
T
O
P
D
T
X
D
R
X
T
X
O
N
R
X
O
N
I
N
E
A
I
N
T
R
M
E
R
R
M
I
S
S
R
O
R
T
U
R
P
I
N
T
T
I
N
T
R
I
N
T
0
BIT
15
14
13
12
18/64
NAME
PTDMD
STOP
DTX
DRX
DESCRIPTION
Transmit Demand for Priority DLCIs. Setting this bit to 1 causes the MK50H28 to jump to
Priority DLCI Block (PDB). This bit is cleared by the MK50H28 after servicing all active
entries in the PDB. (Note: See section 4.2.9 for more details.)
STOP, when set, indicates that MK50H28 is operating in the STOPPED Phase of
operation. All external activity is disabled and internal logic is reset. MK50H28 remains
inactive except for primitive processing until a START primitive is issued. STOP IS READ
ONLY and set by Bus RESET or a STOP primitive. Writing to this bit has no effect.
Disable Transmitter. Prevents the MK50H28 from further access to the Transmitter
Descriptor Rings. No transmissions are attempted after finishing transmission of any
frame in transmission at the time of DTX being set. Even LMI frames normally generated
automatically will not be transmitted if DTX=1. TXON acknowledges changes to DTX,
see below. DTX is READ/WRITE.
Disable the Receiver prevents the MK50H28 from further access to the Receiver
Descriptor Rings. No received frames are accepted after finishing reception of any frame
in reception at the time of DRX being set. Setting DRX will put the MK50H28 in the
LOCAL BUSY Phase. RXON acknowledges changes to DRX, see description of RXON.
DRX is READ/WRITE.
Share Link: 