PCF8833 查看數據表（PDF） - Philips Electronics
零件编号
产品描述 (功能)
比赛名单
PCF8833 Datasheet PDF : 112 Pages
| |||
Philips Semiconductors
STN RGB - 132 × 132 × 3 driver
Objective specification
PCF8833
5 PINNING
SYMBOL
R95 to R64
C0 to C395
R0 to R31
R63 to R32
RES
TE
VSS1
VSS2
CS/SCE
VDD1
VDD3
VDD2
D7
D3
D6
D2
D5
D1
D4
D0/SDIN
SDOUT
D/C/SCLK
WR
RD
PS0
PS1
PS2
PAD
2 to 33
34 to 429
430 to 461
464 to 495
496
497
498 to 507
508 to 517
518
519 to 524
525 to 529
530 to 539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
TYPE
DESCRIPTION
O LCD row driver outputs
O LCD column driver outputs
O LCD row driver outputs
O LCD row driver outputs
I external reset; this signal will reset the device and must be applied to properly
initialize the chip (active LOW)
O/I tearing line (in Normal mode it is always an output)
PS system ground
PS system ground
I chip select parallel interface or serial chip enable (active LOW)
PS logic supply voltage
PS VDD2 and VDD3 are the supply voltage pins for the internal voltage generator
PS including the temperature compensation circuits; VDD2 and VDD3 can be
connected together but in this case care must be taken to respect the supply
voltage range (see Chapter 13); VDD1 is used as the supply for the rest of the
chip. VDD1 can be connected together with VDD2 and VDD3 but in this case care
must also be taken to respect the supply voltage range; see Chapter 13. VDD2
and VDD3 must not be applied before VDD1.
If the internal voltage generator is not used, pins VDD2 and VDD3 must be
connected to VDD1.
I/O 8-bit parallel data; in Serial mode tie to VSS1 or VDD1
I/O 8-bit parallel data; in Serial mode tie to VSS1 or VDD1
I/O 8-bit parallel data; in Serial mode tie to VSS1 or VDD1
I/O 8-bit parallel data; in Serial mode tie to VSS1 or VDD1
I/O 8-bit parallel data; in Serial mode tie to VSS1 or VDD1
I/O 8-bit parallel data; in Serial mode tie to VSS1 or VDD1
I/O 8-bit parallel data; in Serial mode tie to VSS1 or VDD1
I/O 8-bit parallel data or serial data input
O serial data output; in Parallel mode tie to VDD1, VSS1 or D0
I data/command indicator parallel interface or serial clock
I write clock parallel interface; in Serial mode tie to VDD1 (active LOW)
I read clock parallel interface; in Serial mode tie to VDD1 (active LOW)
I set serial or parallel interface mode PS1 and PS2 must tied to either VSS1 or
VDD1
I set serial or parallel interface mode PS1 and PS2 must tied to either VSS1 or
VDD1
I set serial or parallel interface mode PS1 and PS2 must tied to either VSS1 or
VDD1
2003 Feb 14
5
Share Link: 