datasheetbank_Logo
数据手册搜索引擎和 Datasheet免费下载 PDF

PI74LPT543 查看數據表(PDF) - Pericom Semiconductor

零件编号
产品描述 (功能)
比赛名单
PI74LPT543
Pericom-Semiconductor
Pericom Semiconductor Pericom-Semiconductor
PI74LPT543 Datasheet PDF : 5 Pages
1 2 3 4 5
PI74LPT543
PI74LPT543 1122334455667788990011223344556677889900112233445566778899001122112233445566778899001122334455667788990011223344556677889900112211223344556677889900112233445566778899001132233.34455V667788899-0011B2211I22T334455L6677A8899T0011C2233H445566E7788D990011T2233R4455A667788N9900S1122C1122E3344I55V6677E8899R001122
1122334455667788990011223344556677889900112233445566778899001122112233445566778899001122334455667788990011223344556677889900112211223344556677889900112233445566778899001122334455667788990011221122334455667788990011223344556677889900112233445566778899001122112233445566778899001122
Fast CMOS 3.3V 8-Bit
Latched Transceiver
Product Features
• Compatible with LCX™ and LVT™ families of products
• Supports 5V tolerant mixed signal mode operation
– Input can be 3V or 5V
– Output can be 3V or connected to 5V bus
• Advanced low power CMOS operation
• Excellent output drive capability:
Balanced drives (24 mA sink and source)
• Low ground bounce outputs
• Hysteresis on all inputs
• Industrial operating temperature range: –40°C to +85°C
• Packages available:
– 24-pin 173-mil wide plastic TSSOP (L)
– 24-pin 150-mil wide plastic QSOP (Q)
– 24-pin 150-mil wide plastic TQSOP (R)
– 24-pin 300-mil wide plastic SOIC (S)
Product Description
Pericom Semiconductor’s PI74LPT series of logic circuits are pro-
duced in the Company’s advanced 0.6 micron CMOS technology,
achieving industry leading speed grades.
The PI74LPT543 is an 8-bit wide non-inverting transceiver designed
with two sets of eight D-type latches with separate input and output
controls for each set. For data flow from A to B, for example, the
A-to-B Enable (CEAB) input must be LOW in order to enter data
from A0–A7 or to take data from B0–B7, as indicated in the Truth
Table. With CEAB LOW, a LOW signal makes the A-to-B latches
transparent; a subsequent LOW-to-HIGH transition of the LEAB
signal puts the A latches in the storage mode and their outputs no
longer change the A inputs. With CEAB and OEAB both LOW, the
3-state B output buffers are active and reflect the data present at the
output of the A latches. Control of data from B to A is similar, but
uses the CEAB, LEAB, and OEAB inputs.
The PI74LPT543 can be driven from either 3.3V or 5.0V devices
allowing this device to be used as a translator in a mixed
3.3/5.0V system.
Logic Block Diagram
1
PS2062A 01/15/97

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]