datasheetbank_Logo
数据手册搜索引擎和 Datasheet免费下载 PDF

RD74LVC1G240 查看數據表(PDF) - Renesas Electronics

零件编号
产品描述 (功能)
比赛名单
RD74LVC1G240
Renesas
Renesas Electronics Renesas
RD74LVC1G240 Datasheet PDF : 8 Pages
1 2 3 4 5 6 7 8
RD74LVC1G240
Bus Buffer Inverted with 3–state Output
Description
REJ03D0733–0100
Rev.1.00
Apr 13, 2006
The RD74LVC1G240 has bus buffer inverted with 3–state output in a 5-pin package. Low voltage and high-speed
operation is suitable for the battery powered products (e.g., notebook computers), and the low power consumption
extends the battery life.
Features
The basic gate function is lined up as renesas uni logic series.
Supply voltage range: 1.65 to 5.5 V
Operating temperature range: –40 to +85°C
All inputs: VIH (Max.) = 5.5 V (@VCC = 0 V to 5.5 V)
All outputs: VO (Max.) = 5.5 V (@VCC = 0 V)
Output current:
±4 mA (@VCC = 1.65 V)
±8 mA (@VCC = 2.3 V)
±24 mA (@VCC = 3.0 V)
±32 mA (@VCC = 4.5 V)
Ordering Information
Part Name
Package Type
Package Code
(Previous Code)
RD74LVC1G240WPE
WCSP–5 pin SXBG0005LB–A
(TBS–5CV)
Package
Abbreviation
WP
Taping Abbreviation
(Quantity)
E (3,000 pcs/reel)
Article Indication
Marking
Year code
EHYM
Month code
Rev.1.00 Apr 13, 2006 page 1 of 7

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]