datasheetbank_Logo
数据手册搜索引擎和 Datasheet免费下载 PDF

LA7945N 查看數據表(PDF) - SANYO -> Panasonic

零件编号
产品描述 (功能)
比赛名单
LA7945N Datasheet PDF : 9 Pages
1 2 3 4 5 6 7 8 9
LA7945N
• Pin 18 (DATA LPF) : The data slice LPF is connected to this pin.
A signal is output from pin 18 during the vertical retrace period CLK-RUN-
IN period, and an LPF, which is used to detect the average value of CLK-
RUN-IN (to be used as the slice level), is connected to this pin.
Figure 8 : Pin 18 (DATA LPF) Peripheral Circuit
• Pin 19 (PEAK HOLD) : The synchronization separator peak hold capacitor is connected to this pin.
The IC holds the peak value of sync on pin 19, and performs synchronization
separation using 1/2 this level as the reference. This output is output from
pin 2.
Figure 9 : Pin 19 (PEAK HOLD) Peripheral Circuit
• Pin 20 (V SEP R) : The resistor that determines the vertical synchronization separation is connected to this pin.
The LA7945N performs vertical synchronization separation by charging an
internal capacitor using the fixed current determined by the resistor con-
nected to this pin as the reference. The pin 20 DC voltage is 1/4 VCC.
Figure 10 : Pin 20 (V SEP R) Peripheral Circuit
No.4616–8/9

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]