V54C365164VDL 查看數據表（PDF） - Mosel Vitelic Corporation

零件编号

产品描述 (功能)

比赛名单

V54C365164VDL

HIGH PERFORMANCE 225/200/166/143 MHz 3.3 VOLT 4M X 16 SYNCHRONOUS DRAM 4 BANKS X 1Mbit X 16

Mosel Vitelic Corporation  

MOSEL VITELIC

Capacitance*

TA = 0 to 70°C, VCC = 3.3 V ± 0.3 V, f = 1 Mhz

Symbol Parameter

Max. Unit

CI1

Input Capacitance (A0 to A11)

5 pF

CI2

Input Capacitance

5 pF

RAS, CAS, WE, CS, CLK, CKE, DQM

CIO

CCLK

Output Capacitance (I/O)

Input Capacitance (CLK)

6.5 pF

4 pF

*Note:Capacitance is sampled and not 100% tested.

Block Diagram

Column Addresses

A0 - A7, AP, BA0, BA1

Column address

counter

Column address

buffer

Row Addresses

A0 - A11, BA0, BA1

Row address

buffer

V54C365164VD(L)

Refresh Counter

Row decoder

Memory array

Bank 0

4096 x 256

x 16 bit

Row decoder

Memory array

Bank 1

4096 x 256

x 16 bit

Row decoder

Memory array

Bank 2

4096 x 256

x 16 bit

Row decoder

Memory array

Bank 3

4096 x 256

x 16 bit

Input buffer Output buffer

I/O1-I/O16

Control logic & timing generator

V54C365164VD(L) Rev. 1.3 September 2001

5

Share Link: