LP62E16256E-T(2002) 查看數據表（PDF） - AMIC Technology

零件编号

产品描述 (功能)

比赛名单

LP62E16256E-T
(Rev.:2002)

256K X 16 BIT LOW VOLTAGE CMOS SRAM

AMIC Technology 

Timing Waveforms

Read Cycle 1(1, 2, 4)

Address

DOUT

tRC

tAA

tOH

LP62E16256E-T Series

tOH

Read Cycle 2(1, 2, 3)

Address

CE

HB, LB

OE

DOUT

tRC

tAA

tCLZ5

tACE

tBE

tBLZ5

tOE

tOLZ5

tCHZ5

tBHZ5

tOHZ5

Notes:

1. WE is high for Read Cycle.

2. Device is continuously enabled CE = VIL, HB = VIL and, or LB = VIL.

3. Address valid prior to or coincident with CE and ( HB and, or LB ) transition low.

4. OE = VIL.

5. Transition is measured ±200mV from steady state. This parameter is sampled and not 100% tested.

PRELIMINARY (July, 2002, Version 0.0)

7

AMIC Technology, Inc.

Share Link: