![](/html/SANYO/885338/page17.png)
LC863448A/40A
tPIL (1)-(5)
tPIH (1)-(4)
Figure 3 Pulse input timing condition – 1
tPIL(6)
HS
0.75VDD
0.25VDD
tTLH
VS
tPIL(6)
more than ±1tCYC
Figure 4 Pulse input timing condition - 2
10kΩ
LC863432A
HS
HS
C536
Figure 5 Recommended Interface circuit
17/20
Ver. 0.90