8405201XA 查看數據表（PDF） - Intersil
零件编号
产品描述 (功能)
比赛名单
8405201XA Datasheet PDF : 35 Pages
| |||
80C86
VCC
GND
VCC
82C8A/85
CLOCK
GENERATOR
RES
RDY
MN/MX
M/IO
CLK INTA
READY RD
RESET WR
DT/R
DEN
WAIT
STATE
GENERATOR
ALE
80C86
CPU
GND
1
C1
AD0-AD15
A16-A19
GND
20
BHE
C2
40 VCC
C1 = C2 = 0.1µF
VCC
GND
ADDR/DATA
STB
OE
82C82
LATCH
2 OR 3
T
OE
82C86
TRANSCEIVER
(2)
DATA
A0
BHE
ADDR
OPTIONAL
FOR INCREASED
DATA BUS DRIVE
EH
EL
WG
HM-6516
CMOS RAM
2K x 8 2K x 8
E
G
HM-6616
CMOS PROM (2)
2K x 8 2K x 8
CS RD WR
CMOS
82CXX
PERIPHERALS
FIGURE 6A. MINIMUM MODE 80C86 TYPICAL CONFIGURATION
VCC
GND
VCC
82C84A/85
CLOCK
GENERATOR/
RES
RDY
WAIT
STATE
GENERATOR
MN/MX
CLK
S0
READY S1
RESET S2
80C86
CPU
LOCK
GND AD0-AD15
1
A16-A19
C1
BHE
GND
20
C2
40 VCC
C1 = C2 = 0.1µF
GND
NC
GND
ADDR/DATA
CLK MRDC
S0
MWTC
S1
82C88
BUS
AMWC
NC
S2 CTRLR IORC
DEN
IOWC
DT/R
AIOWC
NC
ALE
INTA
STB
OE
82C82
(2 OR 3)
ADDR
T
OE
82C86
TRANSCEIVER
(2)
DATA
A0
BHE
EH
EL
WG
HM-65162
CMOS RAM
2K x 8 2K x 8
E
G
HM-6616
CMOS PROM (2)
2K x 8 2K x 8
CS RDWR
CMOS
82CXX
PERIPHERALS
FIGURE 6B. MAXIMUM MODE 80C86 TYPICAL CONFIGURATION
3-155
Share Link: 