8405201XA 查看數據表（PDF） - Intersil

零件编号

产品描述 (功能)

比赛名单

8405201XA

CMOS 16-Bit Microprocessor

Intersil 

80C86

Waveforms

CLK (82C84A OUTPUT)

(30) TCHCTV

M/IO

T1

T2

(1)

TCLCL

(3)

TCH1CH2

(4)

TCHCL

(17)

TCLAV

BHE/S7, A19/S6-A16/S3

(23) TCLLH

ALE

RDY (82C84A INPUT)

SEE NOTE

(26) TCLDV

(18) TCLAX

BHE, A19-A16

TLHLL

(22)

TLLAX

(25)

(24)

TCHLL

TAVAL

(39)

VIH

VIL

(12)

TRYLCL

T3

T4

(5) TW

TCL2CL1

(2)

TCLCH

S7-S3

TR1VCL (8)

TCLR1X (9)

TCHCTV

(30)

(17)

TCLAV

READY (80C86 INPUT)

AD15-AD0

READ CYCLE

(WR, INTA = VOH)

RD

DT/R

DEN

AD15-AD0

(32) TAZRL

(19)

TCLAZ

(30)

TCHCTV

TCLRL

(33)

(29) TCVCTV

(11)

TCHRYX

(10)

TRYHCH

(16)

TDVCL

(7)

TCLDX1

DATA IN

(34) TCLRH

TRHAV

(35)

TRLRH

(37)

(30)

TCHCTV

TCVCTX

(31)

FIGURE 7A. BUS TIMING - MINIMUM MODE SYSTEM

NOTE: Signals at 82C84A are shown for reference only. RDY is sampled near the end of T2, T3, TW to determine if TW machine states are

to be inserted.

3-159

Share Link: