AV9148F-02 查看數據表（PDF） - Integrated Circuit Systems

零件编号

产品描述 (功能)

比赛名单

AV9148F-02

Pentium/Pro™ System Clock Chip

Integrated Circuit Systems 

ICS9148-02

CPU_STOP# Timing Diagram

CPUSTOP# is an asychronous input to the clock synthesizer. It is used to turn off the CPUCLKs for low power operation.

CPU_STOP# is synchronized by the ICS9148-02. The minimum that the CPUCLK is enabled (CPU_STOP# high pulse) is

100 CPUCLKs. All other clocks will continue to run while the CPUCLKs are disabled. The CPUCLKs will always be stopped

in a low state and start in such a manner that guarantees the high pulse width is a full pulse. CPUCLK on latency is less than

4 CPUCLKs and CPUCLK off latency is less than 4 CPUCLKs.

Notes:

1. All timing is referenced to the internal CPUCLK.

2. CPU_STOP# is an asynchronous input and metastable conditions may exist.

This signal is synchronized to the CPUCLKs inside the ICS9148-02.

3. All other clocks continue to run undisturbed.

4. PD# and PCI_STOP# are shown in a high (true) state.

PCI_STOP# Timing Diagram

PCI_STOP# is an asynchronous input to the ICS9148-02. It is used to turn off the PCICLK (0:5) clocks for low power

operation. PCI_STOP# is synchronized by the ICS9148-02 internally. The minimum that the PCICLK (0:5) clocks are enabled

(PCI_STOP# high pulse) is at least 10 PCICLK (0:5) clocks. PCICLK (0:5) clocks are stopped in a low state and started with

a full high pulse width guaranteed. PCICLK (0:5) clock on latency cycles are only one rising PCICLK clock off latency is one

PCICLK clock.

(Drawing shown on next page.)

9

Share Link: